WO2006121531A1

WO2006121531A1 - Dual-port static random access memory having improved cell stability and write margin

Info

Publication number: WO2006121531A1
Application number: PCT/US2006/012237
Authority: WO
Inventors: Ravindraraj Ramaraju; Prashant U. Kenkare; Jogendra C. Sarker
Original assignee: Freescale Semiconductor
Priority date: 2005-05-06
Filing date: 2006-04-04
Publication date: 2006-11-16
Also published as: US7193924B2; US20060250880A1

Abstract

A dual-port (10) memory includes a plurality of memory (20, 22, …36) cells coupled to a row (14) decoder and column (16) logic. Each memory cell includes two storage nodes, where each storage (42) node is coupled to a bit line via an access transistor (52). Each memory (20) cell also includes a logic (40) gate for logically combining a word line signal with a column address signal and providing the resulting output signal to the gates of the access transistors (52, 54). In one embodiment, the logic (40) gate is a NOR logic (40) gate and in another embodiment, the logic (40) gate is a transmission (84) gate. This prevents a potential read disturb problem with unselected memory cells of a row. This also reduces power consumption in the memory.

Description

DUAL-PORT STATIC RANDOM ACCESS MEMORY HAVING IMPROVED CELL

STABILITY AND WRITE MARGIN

Field of the Invention

This invention relates generally to integrated circuit memories, and more particularly to a dual-port static random access memory having improved cell stability and write margin.

Related Art

Static random access memories (SRAMs) are generally used in applications requiring high speed, such as memory in a data processing system. Each SRAM cell stores one bit of data and is implemented as a pair of cross-coupled inverters. The SRAM cell is only stable in one of two possible voltage levels. The logic state of the cell is determined by whichever of the two inverter outputs is a logic high, and can be made to change states by applying a voltage of sufficient magnitude and duration to the appropriate cell input. The stability of a SRAM cell is an important issue. The SRAM cell must be stable against transients, process variations, soft error, and power supply fluctuations which may cause the cell to inadvertently change logic states. Also, the SRAM cell must provide good stability during read operations without harming speed or the ability to write to the cell.

In a six transistor SRAM cell, an alpha ratio is defined as the width of a PMOS load transistor divided by the width of an NMOS access transistor. A beta ratio is defined as the width of an NMOS pull-down transistor divided by the width of the NMOS access transistor. The alpha and beta ratios are used to describe a SRAM cell's stability against the influences of factors such as power supply fluctuations, noise, and process variations. Generally, increasing the alpha and beta ratios improves cell stability. However, improving stability comes at the expense of lower write performance.

A dual-port SRAM generally has separate read and write ports. Adjusting the beta ratio of the read port to optimize cell stability may adversely affect the write margin of the write port. Likewise, adjusting the beta ratio of the write port to optimize the write margin may adversely affect the cell stability as seen by the read port.

Therefore, there is a need for a dual-port SRAM having improved cell stability without decreased write margins. Brief Description of the Drawings

The present invention is illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawings and in which like reference numerals refer to like elements and in which:

FIG. 1 illustrates, in block diagram form, a dual-port integrated circuit memory in accordance with an embodiment of the present invention.

FIG. 2 illustrates, in schematic diagram form, one embodiment of a memory cell of the memory of FIG. 1.

FIG. 3 illustrates, in schematic diagram form, another embodiment of a memory cell of the memory of FIG. 1.

FIG. 4 illustrates, in schematic diagram form, another embodiment of a memory cell of the memory of FIG. 1.

Description of a Preferred Embodiment

Generally, the present invention provides a dual-port integrated circuit memory that includes a logic gate for receiving a column address signal and a word line signal for selectively enabling an access transistor of a memory array. In one embodiment, the logic gate is a NOR logic gate. In another embodiment, the logic gate is a transmission gate. By logically combining the word line signal with the column address signal to control the memory cell access transistors, both the write port and the read port of the memory cell can be separately optimized for both write margin and cell stability in a dual-port memory that allows a portion of a row that is less than a cache line to be accessed.

FIG. 1 illustrates, in block diagram form, a dual-port integrated circuit memory 10 in accordance with an embodiment of the present invention. Generally, memory 10 includes a plurality of memory cells 12, a row decoder 14, and column logic 16. The plurality of memory cells 12 includes representative memory cells 20, 22, 24, 26, 28, 30, 32, 34, and 36. As illustrated in FIG. 1 , each of the memory cells is coupled to one of a plurality of write word lines labeled "WWLBO" to "WWLBN", to one pair of a plurality of pairs of write bit lines labeled "WBL0/WBLB0" to "WBLN/WBLBN", to one of a plurality of read word lines labeled "RWLO" - "RWLN", to one of a plurality of read bit lines labeled "RBLO" to "RBLN", and to one of a plurality of column enable signals labeled "COLBO" to "COLBN". The memory cells 12 are implemented in rows and columns. For example, memory cells 20, 22, and 24 and the word line WWLBO form one row of memory cells. Likewise, memory cells 20, 26, and 32 form one column of memory cells. The row decoder 14 has an input for receiving a row address labeled "ROW

ADDRESS", and a plurality of output terminals coupled to the plurality of write word lines WWLBO to WWLBN. The read word lines RWLO - RWLN are coupled to row decoder 14. The column logic 16 has an input terminal for receiving a column address labeled "COLUMN ADDRESS", a first plurality of terminals coupled to write bit line pairs WBLOAVBLBO - WBLN/WBLBN, a second plurality of terminals coupled to read bit line pairs RWLO - RWLN, and a plurality of input/ output (I/O) terminals for receiving or providing data signals labeled "DATA". As illustrated in FIG. 1, the read bit lines, write bit lines, and column select lines run in the column direction, and the write word lines and read word lines run in the row direction. Column logic 16 includes, for example, column decoders, sense amplifiers, bit line equalization and precharge circuits, and buffer circuits. Note that in the illustrated embodiment, the sense amplifiers for a read operation are single- ended. In another embodiment not illustrated in FIG. 1, the sense amplifiers may be differential.

Memory 10 is implemented as a cache memory in a data processor. The column decoders of column logic 16 select which of the memory cells are to receive or provide data. In one mode, as determined by address signals COLUMN ADDRESS, all of the memory cells coupled to a selected one of write word lines WWLBO to WWLBN are enabled to receive data signals from the bit lines. In another mode, a selected portion of less than all of the memory cells coupled to a write word line are enabled to receive data signals from the bit lines. In the illustrated embodiment, the value of address signals COLUMN ADDRESS determines which memory cells of a row are selected to receive data during a write operation or to provide data during a read operation.

FIG. 2 illustrates, in schematic diagram form, the memory cell 20 of the memory of FIG. 1 in accordance with one embodiment the present invention. The memory cell 20 is a dual-port SRAM cell and includes a storage cell 42, access transistors 52 and 54, a NOR logic gate 40, and a read port 55. Read port 55 is for providing a single-ended data signal and includes transistors 56 and 58. In the illustrated embodiment, storage cell 42 is a cross- coupled pair of inverters. One inverter of the cross-coupled pair of inverter 42 includes a P- channel transistor 44 and an N-channel transistor 46. The other inverter includes P-channel transistor 48 and P-channel transistor 50. Access transistor 52 couples a storage node Nl to the write bit line WBLO. Access transistor 54 couples a storage node N2 to the write bit line WBLBO. The read port 55 includes an N-channel transistor 56 having a gate coupled to the storage node N2, a drain, and a source coupled to a power supply voltage terminal labeled "VSS". N-channel transistor 58 has a source coupled to the drain of transistor 56, a gate for receiving read word line signal RWLO, and a drain coupled to read bit line RBLO.

The NOR logic gate 40 is implemented as part of memory cell 20 and has a first input for receiving write word line signal WWLBO, a second input for receiving column address signal COLBO, and an output coupled to the gates of access transistors 52 and 54. The output of the NOR logic gate 40 providing an enable signal for making transistors 52 and 54 conductive during a write operation. Both of signals WWLBO and COLBO are active low signals.

During a write operation to memory cell 20, a differential voltage is provided to bit line pair WBL0/WBLB0. Write word line signal WWLBO and column address signal

COLBO are asserted as logic low voltages. In response, NOR logic gate 40 provides a logic high output signal to the gates of access transistors 52 and 54. Access transistors 52 and 54 then couple the storage nodes Nl and N2 to write bit lines WBLO and WBLBO, respectively. The logic state provided to the storage nodes is latched by the cross-coupled pair 42. During a read operation to memory cell 20, the bit line RBLO is precharged to a logic high voltage equal to the voltage provided at power supply voltage terminal VDD. The read word line RWLO is asserted as a logic high voltage to cause transistor 58 to be conductive. If storage node N2 is storing a logic low voltage, N-channel transistor 56 is substantially non- conductive and the voltage on bit line RBLO will remain a logic high. However, if storage node N2 is storing a logic high voltage, transistor 56 will be conductive, and the voltage on bit line RBLO will be pulled to the voltage of power supply voltage terminal VSS. In the illustrated embodiment, VSS is at ground potential and VDD is provided with a positive power supply voltage. In the illustrated embodiment, VDD is one volt or less. In other embodiments, the supply voltages may be different. In a typical embedded SRAM read or write operation, all of the memory cells of a row are accessed at the same time. However, some operating modes may require that less than all of the memory cells of a row be accessed. During a write operation of less than all of the memory cells of a row in a prior art cache memory, the storage nodes of all of the memory cells of a row are coupled to the bit lines, even when some of the memory cells are not written. In the prior art memory, the bit lines of the cells not written are precharged to VDD. However, unnecessarily coupling the unwritten memory cells to the precharged bit lines causes excessive power consumption and can cause the logic states of the unselected memory cells to be disturbed. That is, the storage node having the lower voltage is coupled to, and charged by the precharged bit line. By using NOR logic gate 40 to logically combine a word line signal with a column address signal for coupling a storage cell to a bit line, the use of precharge voltages on the write bit lines is avoided. Also, the memory cell 20 is easier to write to because there is only one access transistor between a storage node of the cell and a bit line.

FIG. 3 illustrates, in schematic diagram form, a memory cell 20' of the memory of FIG. 1 in accordance with another embodiment of the present invention. Note that the same reference numbers are used for the same or similar elements in the drawings. Memory cell 20' is generally the same as memory cell 20 of FIG. 2 except that memory cell 20' has a differential read port 59. Differential read port 59 includes access transistors 60 and 62 to couple storage nodes Nl and N2 to differential read bit lines RBLO and RBLBO, respectively, in response to a logic high voltage on read word line RWLO. Otherwise, the memory cell 20' operates the same as memory cell 20 of FIG. 2.

FIG. 4 illustrates, in schematic diagram form, a memory cell 20" of the memory of FIG. 1 in accordance with another embodiment of the present invention. The memory cell 20" is a dual-port SRAM cell and includes a storage cell 70, access transistors 80 and 82, a transmission gate 84, and a read port 91. Read port 91 is for providing a single-ended data signal and includes transistors 90 and 92. In the illustrated embodiment, storage cell 70 is a cross-coupled pair of inverters. One inverter of the cross-coupled pair of inverters 70 includes a P-channel transistor 72 and an N-channel transistor 74. The other inverter includes P-channel transistor 76 and N-channel transistor 78. Access transistor 80 couples a storage node N3 to the write bit line WBLO. Access transistor 82 couples a storage node N4 to the write bit line WBLBO. The read port 91 includes an N-channel transistor 90 having a gate coupled to the storage node N4, a drain, and a source coupled to a power supply voltage terminal VSS. N-channel transistor 92 has a source coupled to the drain of transistor 90, a gate for receiving read word line signal RWLO, and a drain coupled to read bit line RBLO.

The transmission gate 84 includes an N-channel transistor 86 and a P-channel transistor 88 coupled together in parallel. A gate of transistor 88 receives column select signal COLBO and a gate of transistor 86 receives a logical complement of address signal COLBO via an inverter 85. Address signal COLBO is active as a logic low signal. Note that in the illustrated embodiment, transmission gate 84 is logic circuit having parallel-connected CMOS (complementary metal-oxide semiconductor) transistors for providing a write enable signal to the gates of access transistors 80 and 82. However, in other embodiments, the logic circuit may be replaced with a different logic circuit comprising, for example, a single N- channel or P-channel transistor coupled to provide the write word line signal WWLBO to the access transistor control terminals as determined by a logic state of the column select signal COLBO or a logical complement of the column select signal COLBO. A write operation to memory cell 20" of FIG. 4 is the basically the same as write operation described above for memory cell 20 of FIG. 2, except that the write word line signals are active high instead of active low. When address signal COLBO is a logic low voltage, transistors 86 and 88 of transmission gate 84 become conductive. A write word line voltage on write word line WWLBO is provided to the gates of access transistors 80 and 82 to couple the storage nodes N3 and N4 to their respective bit lines during the write operation. A logic state on the bit lines is provided to the storage nodes and latched by the cross-coupled pair of inverters 70.

A read operation to memory cell 20" is the same as the read operation described above for memory cell 20. The bit line RBLO is precharged to a logic high voltage equal to the voltage provided at power supply voltage terminal VDD. The read word line RWLO is asserted as a logic high voltage to cause transistor 92 to be conductive. If storage node N4 is storing a logic low voltage, N-channel transistor 90 is substantially non-conductive and the voltage on bit line RBLO will remain a logic high. However, if storage node N4 is storing a logic high voltage, transistor 90 will be conductive, and the voltage on bit line RBLO will be pulled to the voltage of power supply voltage terminal VSS. In the illustrated embodiment, VSS is at ground potential. An N-channel transistor 89 has a gate coupled to receive address signal COLBO, a drain coupled to the gates of transistors 80 and 82, and a source coupled to VSS. When the address signal is inactive as a logic high voltage, transistor 89 is conductive and insures that the gates of transistors 80 and 82 do not float when memory cell 20" is not being accessed.

Note that the differential read port illustrated in FIG. 3 could also be used with the memory cells of FIG. 2 or FIG. 4. Also, note that in the illustrated embodiments, NOR logic gate 40, transmission gate 84, and inverter 85 are implemented as a portion of each memory cell. However, in other embodiments, NOR logic gate 40, transmission gate 84 and inverter 85 may be implemented separately from the memory cells. Also, each of the logic gates may be shared with any number of memory cells less than all of the memory cells of a row depending on how many memory cells are to be selected during a write operation, such as for example, a byte. In addition, the NOR logic gate 40 and transmission gate 84 may be used with a single-port memory instead of a dual-port memory.

While the invention has been described in the context of a preferred embodiment, it will be apparent to those skilled in the art that the present invention may be modified in numerous ways and may assume many embodiments other than that specifically set out and described above.

Accordingly, it is intended by the appended claims to cover all modifications of the invention which fall within the true scope of the invention.

Benefits, other advantages, and solutions to problems have been described above with regard to specific embodiments. However, the benefits, advantages, solutions to problems, and any element(s) that may cause any benefit, advantage, or solution to occur or become more pronounced are not to be construed as a critical, required, or essential feature or element of any or all the claims. As used herein, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus.

Claims

CLAIMS What is claimed is:

1. A memory, comprising: a row decoder; column logic; and a memory array coupled to the row decoder and the column logic, comprising: a plurality of memory cells arranged in rows and columns; a plurality of word lines, coupled to the row decoder, running in a row direction; a plurality of read bit lines, coupled to the column logic, running in a column direction that carry data that has been read from the plurality of memory cells; a plurality of write bit lines, coupled to the column logic, running in the column direction, wherein the write bit lines carry data for writing into the plurality of memory cells; a plurality of column selection lines, coupled to the column logic, running in the column direction; a plurality of logic circuits; wherein: each memory cell of the plurality of memory cells is coupled to a predetermined one of the logic circuits of the plurality of logic circuits, a predetermined one of the read bit lines of the plurality of read bit lines, and a predetermined one of the write bit lines of the plurality of write bit lines; and each logic circuit is coupled to a predetermined one of the word lines and a predetermined one of the column selection lines.

2. The memory of claim 1, wherein each memory cell has a first storage node and a second storage node.

3. The memory of claim 2, wherein each memory cell has a first transistor having a first current electrode directly connected to the write bit line to which it is coupled, a second current electrode directly connected to a predetermined one of the first storage node and the second storage node, and a control electrode coupled to the logic circuit to which it is connected.

4. The memory of claim 3, wherein each memory cell has a read output circuit coupled to a predetermined one of the first storage node and the second storage node and coupled to the read bit line to which it is coupled.

5. The memory of claim 4, wherein the memory has a second write bit line, wherein each memory cell has a second transistor having a first current electrode directly connected to the second write bit line, a second current electrode directly connected to the one of the first storage node, and a control electrode coupled to the logic circuit.

6. The memory of claim 1, wherein each logic circuit comprises: a NOR logic gate having a first input coupled to a predetermined one of the column select lines, a second input coupled to a predetermined word line, and an output coupled to at least one memory cell of the plurality of memory cells.

7. The memory of claim 1, wherein each logic circuit comprises: a transmission gate having a first signal input coupled to a predetermined one of the plurality of word lines, a signal output coupled to a predetermined one of the memory cells, and a first control input coupled to a predetermined one of the plurality of column select lines.

8. The memory of claim 7, wherein each logic circuit further comprises an inverter having an input coupled to the column select line and an output coupled to a second control input of the transmission gate.

9. The memory of claim 8, wherein the logic circuit further comprises a transistor having a control input coupled to the column select line, a first current electrode coupled to a ground terminal, and a second current electrode coupled to the output of the transmission gate.

10. The memory of claim 1 wherein the plurality of memory cells is powered by a power supply voltage not greater than about one volt.

11. A memory array, comprising: a plurality of write word lines running substantially in a first direction; a plurality of write bit lines running substantially in a second direction; a plurality of read bit lines running substantially in the second direction; a plurality of read word lines running substantially in the first direction; a plurality of memory cells; a plurality of column select lines running substantially in the second direction; and a plurality of logic circuits coupled to the plurality of column select lines, wherein a first logic circuit of the plurality of logic circuits is coupled to a first column select line of the plurality of column select lines; wherein a memory cell of the plurality of memory cells comprises: a storage cell having a first storage node and a second storage node; an access transistor having a first current electrode directly connected to a first write bit line of the plurality of write bit lines, a second current electrode directly connected to the first storage node, and a control electrode coupled to the first logic circuit; and a read circuit, coupled to a first read word line of the plurality of word lines, that couples data from the storage cell to the read bit line.

12. The memory array of claim 11 , wherein the first logic circuit comprises a NOR logic gate having a first input coupled to the column select line, a second input coupled to a first write word line of the plurality of write word lines, and an output coupled to the access transistor.

13. The memory array of claim 12, wherein the access transistor comprises an N channel transistor.

14. The memory array of claim 11, wherein the first logic circuit comprises a transmission gate having a signal input coupled to a first write word line of the plurality of word lines, a signal output coupled to the control gate of the write transistor, and a first control input coupled for receiving a column enable signal.

15. The memory array of claim 14, wherein the transmission gate has a second control input for receiving a logical complement of the column enable signal.

16. The memory array of claim 15, wherein the first logic circuit further comprises an inverter having an input coupled to the first column select line and an output coupled to the second control input of the transmission gate, the inverter for providing the logical complement of the column enable signal.

17. The memory array of claim 11, further comprising a plurality of complementary write bit lines, wherein the first memory cell further comprises a second write transistor having a first current electrode directly connected to a first complementary write bit line of the plurality of complementary write bit lines, a second current electrode directly connected to the second storage node, and a control electrode coupled to the first logic circuit.

18. A memory array, comprising: a plurality of write word lines running substantially in a first direction; a plurality of write bit lines running substantially in a second direction; a plurality of read bit lines running substantially in the second direction; a plurality of read word lines running substantially in the first direction; a plurality of memory cells; a plurality of column select lines running substantially in the second direction; and a plurality of logic means, wherein a first logic means of the plurality of logic means is coupled to a first column select line of the plurality of column select lines and to a first write word line of the plurality of write word lines and is for providing a write enable signal to at least a first memory cell of the plurality of memory cells in response to the first write word line and the first column select line being active; wherein a memory cell of the plurality of memory cells comprises: a storage cell having a first storage node and a second storage node; an access transistor having a first current electrode directly connected to a first write bit line of the plurality of write bit lines, a second current electrode directly connected to the first storage node, and a control electrode for receiving the write enable signal; and read means for coupling data from the first storage cell to a first read bit line of the plurality of read bit lines.

19. The memory array of claim 18, wherein the first logic means comprises NOR gate.

20. The memory of claim 18, wherein the first logic means comprises a transmission gate.