US20140095140A1 - Bias-temperature instability reliability checks based on gate voltage threshold for recovery - Google Patents
Bias-temperature instability reliability checks based on gate voltage threshold for recovery Download PDFInfo
- Publication number
- US20140095140A1 US20140095140A1 US13/838,268 US201313838268A US2014095140A1 US 20140095140 A1 US20140095140 A1 US 20140095140A1 US 201313838268 A US201313838268 A US 201313838268A US 2014095140 A1 US2014095140 A1 US 2014095140A1
- Authority
- US
- United States
- Prior art keywords
- mos transistor
- circuit
- recovery
- degradation
- voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G06F17/5036—
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/36—Circuit design at the analogue level
- G06F30/367—Design verification, e.g. using simulation, simulation program with integrated circuit emphasis [SPICE], direct methods or relaxation methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/20—Design optimisation, verification or simulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/398—Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2119/00—Details relating to the type or aim of the analysis or the optimisation
- G06F2119/04—Ageing analysis or optimisation against ageing
Definitions
- MOSFETs Metal Oxide Semiconductor Field Effect Transistors
- Hot carrier injection is a phenomenon in solid-state electronic devices where an electron or a “hole” gains sufficient kinetic energy to overcome a potential barrier necessary to break an interface state.
- the term “hot” refers to the effective temperature used to model carrier velocity, not to the overall temperature of the device. Since the charge carriers can become trapped in the gate dielectric of a MOS transistor, the switching characteristics of the transistor can be permanently changed.
- Time dependent dielectric breakdown is a failure mechanism in MOSFETs that occurs when the gate dielectric breaks down as a result of long-time application of relatively low electric field (as opposite to immediate breakdown, which is caused by strong electric field). The breakdown is caused by formation of a conducting path through the gate dielectric to substrate due to electron tunneling current. This typically occurs when MOSFETs are operated close to or beyond their specified operating voltages.
- bias temperature instability BTI
- NBTI negative bias temperature instability
- An embodiment of the invention may therefore comprise a method of determining a saturation current degradation that includes measuring, for a MOS integrated circuit fabrication process, a first dependence of a saturation current (I dsat ) degradation with gate voltage (V gs ) at a level that causes I dsat degradation by bias temperature instability (BTI).
- a second dependence of the saturation current (I dsat ) recovery versus gate voltage (V gs ) is also measured for the MOS integrated circuit fabrication process.
- a recovery voltage threshold value is determined. The recovery voltage threshold value is indicative of V gs voltages below which BTI recovery occurs.
- a circuit having at least one MOS transistor that includes a first MOS transistor is simulated. Based on the results of the simulation, a BTI recovery factor is calculated based on an amount of time the V gs of the first MOS transistor is below the recovery voltage threshold value.
- An embodiment of the invention may therefore further comprise a method of calculating a saturation current change that includes determining a recovery voltage threshold value.
- the recovery voltage threshold is based on a first dependence and a second dependence.
- the first dependence is indicative of an MOS transistor's characteristic parameter degradation due to gate voltage (V gs ) being at a level that causes the MOS transistor characteristic parameter degradation by bias temperature instability (BTI).
- BTI bias temperature instability
- the second dependence is indicative of the MOS transistor's characteristic parameter ability to recover based on gate voltage being below the recovery voltage threshold.
- a circuit having at least one MOS transistor that includes a first MOS transistor is simulated. Based on the results of the simulation, a BTI recovery factor is calculated based on the amount of time the V gs of the first MOS transistor is below the recovery voltage threshold value.
- FIG. 1 is a flowchart illustrating a method of producing integrated circuits that meet reliability targets.
- FIG. 2 is a diagram illustrating integrated circuit device degradation.
- FIG. 3 is a flowchart illustrating a method of analyzing and improving the reliability of a circuit.
- FIG. 4 is a flowchart illustrating a method of determining at least one effect of device degradation.
- FIG. 5 is a flowchart illustrating a method for detecting reliability problems caused by back bias voltage.
- FIG. 6 is a flowchart illustrating a method for checking for back bias voltage reliability problems.
- FIG. 7 is a flowchart illustrating a method for checking for reliability problems caused by back bias voltage on an MOS transistor.
- FIG. 8 is a diagram of illustrating a method of modeling an MOS transistor to detect reliability problems.
- FIG. 9 is a flowchart illustrating a method of checking for reliability problems by modeling long gate length transistors with multiple smaller transistors.
- FIG. 10 is a flowchart illustrating a method of checking for reliability problems by simulating transistors with multiple smaller transistors.
- FIG. 11 is a diagram illustrating using the entire dielectric area of chip in time dependent dielectric breakdown checking.
- FIG. 12 is a flowchart illustrating a method of checking for reliability problems related to time dependent dielectric breakdown.
- FIG. 13 is a flowchart illustrating a method of determining an expected lifetime of an integrated circuit.
- FIG. 14 is a flowchart illustrating a method of determining an expected lifetime based on threshold voltage changes caused by back bias voltage.
- FIG. 15 is a flowchart illustrating a method of calculating an indicator of reliability associated with threshold voltage changes caused by back bias voltage.
- FIG. 16 is a flowchart illustrating a method of determining an expected lifetime of an integrated circuit.
- FIG. 17 is a flowchart illustrating a method of checking for saturation current degradation reliability problems.
- FIG. 18 is a flowchart illustrating a method of checking for gate voltage and drain voltage dependent saturation current degradation reliability problems.
- FIG. 19 is a flowchart illustrating a method of determining an expected lifetime of an integrated circuit.
- FIG. 20 is a flowchart illustrating a method of calculating a saturation current degradation due to measured effects of the interaction of bias temperature instability and hot carrier injection.
- FIG. 21 is a flowchart illustrating a method of calculating an expected saturation current degradation.
- FIG. 22 is a flowchart illustrating a method of determining an expected lifetime of an integrated circuit.
- FIG. 23 is a flowchart illustrating a method of calculating saturation current recovery from bias temperature instability.
- FIG. 24 is a flowchart illustrating a method of determining a saturation current degradation.
- FIG. 25 is a flowchart illustrating a method of calculating a saturation current change.
- FIG. 26 is a block diagram of a computer system.
- FIG. 1 is a flowchart illustrating a method of producing integrated circuits that meet reliability targets.
- a circuit design (or integrated circuit design) that includes at least one Metal-oxide-semiconductor field effect transistor (a.k.a., MOSFET, FET, NFET, PFET, etc.) is produced ( 102 ).
- a reliability simulation of the circuit design is performed ( 104 ). If the reliability simulation in step 104 determines that the circuit design produced in step 102 meets a desired set of reliability criteria (e.g., expected lifetime before failure), a circuit corresponding to the circuit design produced in step 102 may be formed on a wafer during a wafer fabrication process ( 106 ). The fabricated circuit may then be verified ( 110 ).
- a desired set of reliability criteria e.g., expected lifetime before failure
- the fabricated circuit may then be verified by, for example, physical reliability tests such as burn-in.
- the reliability verifying methods may enhance productivity by substantially reducing a defect occurrence during verification by detecting defects, problems, over-stress, low expected lifetimes, etc. the reliability simulation of step 104 .
- the reliability simulation may be based on voltage stress of direct current (DC) or alternating current (AC) component induced in an operation of the circuit design produced in step 102 . More particularly, in the reliability simulation, voltage stress of an AC component may be applied to the transistors in the circuit design produced in step 102 in order to evaluate stresses or conditions that the MOS transistors will likely face during operation.
- DC direct current
- AC alternating current
- a circuit design having low reliability as determined by the reliability simulation step 104 may be discarded and a new, modified circuit design can be produced and simulated.
- the circuit design(s) produced in step 102 may be used to form a corresponding circuit on a wafer during wafer fabrication in step 106 .
- the circuit on the wafer may be tested to verify proper electrical performance at the wafer level in step 108 .
- the wafer with the circuit thereon may be verified in step 110 . Since circuit design reliability is determined before wafer fabrication in step 106 , a number of defects (e.g., related to circuit reliability), in step 110 may be substantially reduced. This helps reduce manufacturing time and costs.
- the reliability simulation in step 104 will be described in more detail below with reference to FIGS. 2-25 .
- FIG. 2 is a diagram illustrating integrated circuit device degradation.
- integrated circuit 210 includes circuit 215 and circuit 216 .
- Circuit 215 includes MOSFET 211 and MOSFET 212 .
- Integrated circuit 210 is shown in FIG. 2 before and after degradation—denoted “A” and “B” respectively. Before degradation, integrated circuit 210 is shown as undegraded IC 210 -A. After degradation, integrated circuit 210 is shown as degraded IC 210 -B.
- undegraded integrated circuit 210 -A is shown including undegraded circuit 215 -A and undegraded circuit 216 -A.
- Undegraded circuit 215 -A includes undegraded NFET 211 -A and undegraded PFET 212 -A.
- undegraded IC 210 -A, undegraded circuit 215 -A, undegraded circuit 216 -A, undegraded NFET 211 -A, and undegraded PFET 212 -A illustrate the circuits and devices of IC 210 when they are in an undegraded condition (e.g., shortly after being manufactured.)
- the undegraded condition of the circuits and devices of IC 210 -A are illustrated by the I-V curve illustrated above IC 210 -A which illustrates an exemplary plot of MOS transistor characteristics of an undegraded device in IC 210 -A.
- degraded integrated circuit 210 -B is shown including degraded circuit 215 -B and degraded circuit 216 -B.
- Degraded circuit 215 -B includes degraded NFET 211 -B and degraded PFET 212 -B.
- degraded IC 210 -B, degraded circuit 215 -B, degraded circuit 216 -B, degraded NFET 211 -B, and degraded PFET 212 -B illustrate the circuits and devices of IC 210 when they are in a degraded condition (e.g., after being operated for ten or more years.)
- the degraded condition of the circuits and devices of IC 210 -A are illustrated by the I-V curve illustrated above IC 210 -B which illustrates an exemplary plot of MOS transistor characteristics of an undegraded device in IC 210 -B with the dashed line illustrating an I-V curve of adegraded device.
- FIG. 3 is a flowchart illustrating a method of analyzing and improving the reliability of a circuit.
- a circuit is designed ( 302 ). This circuit includes at least one MOS transistor.
- the circuit may include a plurality of transistors of different types (e.g., NFET, PFET, etc.) In the plurality of transistors designed within the circuit, a type and a thickness of a gate insulation layer formed between a gate electrode and a respective channel may be selected for the MOS transistors in the circuit.
- one or more reliability simulation of the circuit may be performed ( 304 ). This simulation may provide results and/or information that can be used in order to determine reliability, or degradation, of the MOS transistors used in the circuit. This simulation may be used to determine whether the circuit will function properly, or at a desired frequency/speed, with one or more MOS transistors in the circuit in a degraded condition.
- reliability checks are performed ( 306 ). Based on the results of these reliability checks, the circuit may be passed, or a warning message (or error message) may be generated. If a warning message is generated, flow may proceed back to step 302 and the circuit re-designed or modified.
- FIG. 4 is a flowchart illustrating a method of determining at least one effect of device degradation. The steps illustrated in FIG. 4 may be performed on, or for, one or more elements of IC 210 .
- a netlist is received ( 402 ). For example, a netlist that describes undegraded circuit 215 -A may be received.
- Device degradations are determined ( 404 ). For example, the changes to the characteristic parameters of NFET 211 -A and/or PFET 212 -A that degrades them into degraded NFET 211 -B and PFET 212 -B, respectively, may be calculated. These changes may be determined using information and/or results from a simulation of undegraded circuit 215 -A.
- the netlist is updated with degraded devices ( 406 ).
- the netlist that describes the undegraded circuit 215 -A may be updated with degraded devices NFET 211 -B and PFET 212 -B.
- the netlist may be updated by changing the characteristic parameters, such as saturation current and threshold voltage, of NFET 211 -B and PFET 212 -B to values that reflect the degraded state of NFET 211 -B and PFET 212 -B.
- the netlist of circuit 215 may be updated in other ways as well.
- the netlist of circuit 215 may be updated by splitting one or more of NFET 211 -B and/or PFET 212 -B into multiple smaller transistors.
- the circuit is simulated with the degraded devices ( 408 ).
- circuit 215 may be simulated using the degraded characteristic parameters of NFET 211 -B and PFET 212 -B.
- reliability and/or performance checks are performed ( 410 ).
- the results of the simulation performed in step 408 may provide one or more inputs to reliability equations, algorithms, or processes. These reliability equations, algorithms, and/or processes may generate a warning and/or error messages and/or modify the design. These reliability equations, algorithms, and or processes may determine one or more expected lifetimes of circuit 215 , IC 210 , and/or MOS transistors 211 and 212 .
- FIG. 5 is a flowchart illustrating a method for detecting reliability problems caused by back bias voltage. The steps illustrated in FIG. 5 may be performed on, or for, one or more elements of IC 210 .
- a circuit is simulated ( 502 ).
- circuit 215 may be simulated in order to provide results and/or information that may be used for reliability checks and/or processes.
- Gate-to-bulk voltages are extracted ( 504 ). For example, the gate-to-bulk voltage(s) on NFET 211 during the simulation may be extracted from the results of the simulation performed in step 502 . These gate-to-bulk voltages may vary over time.
- a channel length is determined to be either short or long ( 506 ).
- the channel length of NFET 211 may be consider short if it is less than a threshold value, and long if it is greater than a threshold value. If the channel length is considered to be short, flow proceeds to step 508 . If the channel length is considered to belong, flow proceeds to step 510 .
- the gate to bulk voltage is determined to be either greater than or less than a short channel length voltage threshold ( 508 ). If the gate to bulk voltage is determined to be greater than the short channel length voltage threshold, a warning message is generated. If the gate to bulk voltage is determined to be less than the short channel length voltage threshold, no warning message is generated.
- NFET 211 has a channel length that is considered short for this reliability test, and the simulation results show that NFET 211 will be exposed to a gate to bulk voltage that exceeds the short channel length voltage threshold, a warning message can be generated. If NFET 211 has a channel length that is considered short for this reliability test, and the simulation results show that NFET 211 will not be exposed to a gate to bulk voltage that exceeds the short channel length voltage threshold, a warning message should not be generated.
- the gate to bulk voltage is determined to be either greater than or less than a long channel length full touch threshold ( 510 ). If the gate to bulk voltage is determined to be greater than the long channel length voltage threshold, a warning message is generated. If the gate to bulk voltage is determined to be less than the long channel length voltage threshold, no warning messages generated.
- NFET 211 has a channel length that is considered long for this reliability test, and the simulation results show that NFET 211 will be exposed to a gate to bulk voltage that exceeds the long channel length voltage threshold, a warning message can be generated. If NFET 211 has a channel length that is considered long for this reliability test, and the simulation results show that NFET 211 will not be exposed to a gate to bulk voltage that exceeds the long channel length voltage threshold, a warning message should not be generated.
- this check is performed for every MOS transistor instance in the netlist.
- the long channel length voltage threshold is typically less than the short channel length voltage threshold. It should also be understood, that the short channel length voltage threshold, and the long channel length voltage threshold are magnitudes. In other words, for a PMOS transistor, the gate to bulk voltage and the channel length voltage thresholds could be expressed as negative numbers.
- the short channel length voltage threshold, the long channel length voltage threshold, and the threshold that divides short channel devices from long channel devices may be selected using the equation and pseudo-code given in Table 1.
- the constants A 1 -A 8 are fabrication processed dependent and are determined by reliability measurements on test devices and/or circuits.
- V gs is the gate-to-source voltage
- V bs is the gate-to-bulk voltage
- V ds is the drain-to-source voltage
- T is temperature
- L is the length of the device's gate.
- FIG. 6 is a flowchart illustrating a method for checking for back bias voltage reliability problems. The steps illustrated in FIG. 6 may be performed on, or for, one or more elements of IC 210 .
- a circuit having at least a first MOS transistor is simulated ( 602 ).
- circuit 215 may be simulated to obtain results that may be used in reliability checks.
- a gate to bulk voltage for the first MOS transistor is determined ( 604 ). For example, based on the results the simulation one or more gate to bulk voltages that n-channel MOS transistor 211 is exposed to may be determined.
- a voltage limit based on the length of the channel of the first MOS transistor is selected ( 606 ). For example, based on the length of MOS transistor 211 , a voltage limit threshold for MOS transistor 211 may be selected. There may be multiple voltage limit thresholds from which the voltage limit threshold for MOS transistor 211 is selected. For example, rather than having only two voltage limit thresholds, one for short channel lengths and one for long channel lengths, multiple ranges of channel lengths (e.g., short, medium short, medium, etc.) may be used to select the voltage limit threshold. In another embodiment, a continuous function may be used to select the voltage limit threshold. In other words, the voltage limit threshold may be determined by a continuous function of channel length. In an embodiment, the voltage limit threshold may be determined by a continuous function of channel length and/or other parameters such as temperature.
- a warning message is generated ( 608 ). For example, if the simulation results show that the gate to bulk voltage on MOS transistor 211 exceeds the selected threshold, then a warning message can be generated.
- the circuit design may be modified ( 610 ). For example, if a warning message is generated, the design of circuit 215 may be modified so that the gate to bulk voltage on MOS transistor 211 does not exceed the selected threshold.
- a warning message can be generated if the lifetime as calculated according to Table 1 is less than a threshold lifetime. If the lifetime as calculated according to Table 1 is less than a threshold lifetime the circuit design may be modified.
- the voltage limit threshold may be further selected based on a temperature associated with the MOS transistor and/or circuit.
- An expected lifetime of the first MOS transistor may be calculated. For example, an expected lifetime of the first MOS transistor may be calculated using the equation in Table 1. The expected lifetime of the MOS transistor may be calculated based on gate-to-bulk voltage(s) (V gb ), a temperature parameter (T), the length of the channel of the MOS transistor (L), a determined to gate-to-source voltage (V gs ), and, a determined drain-to-source (V ds ) voltage that are obtained from the simulation results.
- FIG. 7 is a flowchart illustrating a method for checking for reliability problems caused by back bias voltage on an MOS transistor. The steps illustrated in FIG. 7 may be performed on, or for, one or more elements of IC 210 .
- a circuit having a first MOS transistor and a second MOS transistor is simulated ( 702 ).
- the first and second MOS transistors may have different (i.e., first and second) channel lengths.
- circuit 215 may be simulated in order to determine simulation results that may be used to analyze the reliability of circuit 215 and/or MOS transistor 211 and MOS transistor 212 .
- MOS transistor 211 and MOS transistor 212 may have different channel lengths.
- a first gate to bulk voltage (V gb1 ) associated with the first MOS transistor and a second gate to bulk voltage (V gb2 ) associated with the second MOS transistor are received ( 704 ).
- the simulation results may provide one or more gate to bulk voltages associated with MOS transistor 211 and one or more gate to bulk voltages associated with MOS transistor 212 .
- a first gate to bulk voltage limit is selected ( 706 ). For example, based on a first parameter associated with MOS transistor 211 , a gate to bulk voltage limit for MOS transistor 211 may be selected.
- the first parameter may be the gate length of MOS transistor 211 .
- the first gate-to-bulk voltage limit may be selected based on the channel length of the first MOS transistor being considered short for the purposes of this reliability check.
- a second gate to bulk voltage limit is selected ( 708 ). For example, based on a second parameter associated with MOS transistor 212 , a gate to bulk voltage limit for MOS transistor 212 may be selected. The second parameter may be the gate length of MOS transistor 212 . The second gate-to-bulk voltage limit may be selected based on the channel length of the second MOS transistor being considered long for the purposes of this reliability check.
- a first warning message is generated ( 710 ). For example, based on the simulation results showing that the first MOS transistor will be exposed to gate to bulk voltages that exceed the first gate to bulk voltage limit, a warning message is generated. In an embodiment, a warning message can be generated if the lifetime of the first MOS transistor as calculated according to Table 1 is less than a threshold lifetime. If the lifetime of the first MOS transistor as calculated according to Table 1 is less than a threshold lifetime the circuit design may be modified.
- a second warning message is generated ( 712 ). For example, based on the simulation results showing that the second MOS transistor will be exposed to gate to bulk voltages that exceed the second to gate to bulk voltage limit, a warning message is generated.
- the second gate to bulk voltage limit is less than the first gate to bulk voltage limit.
- a warning message can be generated if the lifetime of the second MOS transistor as calculated according to Table 1 is less than a threshold lifetime. If the lifetime of the second MOS transistor as calculated according to Table 1 is less than a threshold lifetime the circuit design may be modified.
- the first parameter associated with the first MOS transistor is based on the first channel length of the first MOS transistor and the second parameter associated with the second MOS transistor is based on the second channel length of the second MOS transistor.
- the first parameter associated with the first MOS transistor is based on a first temperature associated with the first MOS transistor and the second parameter associated with the second MOS transistor is based on a second temperature associated with the second MOS transistor.
- the first parameter associated with the first MOS transistor and the second parameter associated with the second MOS transistor are based on a single temperature associated with both the first MOS transistor and the second MOS transistor.
- FIG. 8 is a diagram of illustrating a method of modeling an MOS transistor to detect reliability problems.
- FIG. 8 includes an illustration of MOS transistor 810 .
- MOS transistor 810 can be an element of IC 210 , such as MOS transistor 211 or MOS transistor 212 .
- MOS transistor 810 includes gate 811 , source 812 , drain 813 , gate dielectric 814 , bulk 815 , and inversion layer 816 . Also shown in FIG. 8 are gate voltages (i.e., voltages that gate dielectric 814 is exposed to) at three locations along the channel of MOS transistor 810 .
- V 1 , V 2 , and V 3 are not always equal.
- V 1 , V 2 , and V 3 are not always equal.
- MOS transistor 810 When modeled for reliability simulations, discussed herein, MOS transistor 810 may be modeled as a single MOS transistor represented in FIG. 8 by MOS transistor symbol 820 . In an embodiment, however, MOS transistor 810 may be modeled by a plurality of MOS transistors 831 - 833 , in series, each with a channel length less than that of MOS transistor 810 (or 820 ). Thus, for example, at least some of effects of gate voltage V 1 on MOS transistor 810 may be determined from the simulation results that give the gate voltage on MOS transistor 831 . At least some of effects of gate voltage V 2 on MOS transistor 810 may be determined from the simulation results that give the gate voltage on MOS transistor 832 . At least some of effects of gate voltage V 3 on MOS transistor 810 may be determined from the simulation results that give the gate voltage on MOS transistor 833 .
- FIG. 9 is a flowchart illustrating a method of checking for reliability problems by modeling long gate length transistors with multiple smaller transistors. The steps illustrated in FIG. 9 may be performed on, or for, one or more elements of IC 210 , including MOS transistor 810 .
- a netlist of a circuit having a first MOS transistor is received ( 920 ). For example, a netlist of circuit 215 or integrated circuit 210 can be received.
- the first MOS transistor is selected to be simulated as at least a first MOS transistor and a second MOS transistor in series ( 904 ).
- MOS transistor 810 may be selected to be modeled and/or simulated as MOS transistors 831 - 833 .
- MOS transistor 810 may be selected to be modeled as multiple smaller MOS transistors when the channel length of MOS transistor 810 exceeds a selected length threshold.
- circuit 215 may be simulated with at least a first and second transistor, in series, in place of MOS transistor 211 .
- the first and second transistor may be modeled as having equal channel lengths.
- a circuit with MOS transistor 810 may be simulated with at least MOS transistors 831 - 833 in place of MOS transistor 810 .
- the circuit may be simulated with the lengths of MOS transistors 831 - 833 being equal.
- a device degradation for the first transistor and a device degradation for the second transistor are determined ( 908 ). For example, based on the results of a reliability simulation, device degradation may be determined for each of MOS transistors 831 - 833 . Each of these device degradations for MOS transistors 831 - 833 may be different. Each of the determined device degradations for MOS transistors 831 - 833 may be different because V 1 , V 2 , and V 3 have different values during all or part of the simulation(s).
- a degraded netlist having the first transistor degraded by the device degradation for the first transistor and the second transistor degraded by the device degradation for the second transistor is created ( 910 ).
- a second netlist of circuit 215 or integrated circuit 210 can be created that has MOS transistors 831 - 833 (or a subset thereof) degraded by the device degradations determined from the simulation results obtained in step 906 .
- the degraded netlist may be created by changing the characteristic parameters, such as saturation current and threshold voltage, of MOS transistors 831 - 833 (or a subset thereof) to values that reflect the degraded state of one or more MOS transistors 831 - 833 . It should be understood that the degraded netlist of having degraded versions of one or more of MOS transistors 831 - 833 may be created in other ways as well.
- circuit 215 or integrated circuit 210 may be simulated with the degraded versions of MOS transistors 831 - 833 in place of MOS transistor 810 . These results of this simulation may be used to calculate an expected lifetime for one or more of the individual MOS transistors 831 - 833 . An expected lifetime of the circuit may be calculated using one or more of the calculated values of the expected lifetimes of the individual MOS transistor 831 - 833 .
- FIG. 10 is a flowchart illustrating a method of checking for reliability problems by simulating transistors with multiple smaller transistors.
- the steps illustrated in FIG. 910 may be performed on, or for, one or more elements of IC 210 , including MOS transistor 810 .
- a plurality of MOS transistors are selected from a first netlist of a circuit ( 1002 ).
- MOS transistors 211 and 212 may be selected from a netlist of circuit 215 and/or IC 210 .
- MOS transistor 810 may be selected from a netlist of circuit 215 and/or IC 210 .
- MOS transistors 211 and 212 may be selected based on one or more parameters associated with each of MOS transistor 211 and MOS transistor 212 , respectively. These one or more parameters associated may include the channel lengths of MOS transistor 211 and/or MOS transistor 212 . These one or more parameters may include other parameters or variables associated with MOS transistor 211 and/or MOS transistor 212 such as a tag that is associated with one or more of MOS transistor 211 and/or MOS transistor 212 .
- MOS transistors 211 and 212 may be selected based on parameters that may include a sensitivity of a circuit output associated with each of MOS transistor 211 and/or MOS transistor 212 .
- the sensitivity of a circuit output associated with each of MOS transistor 211 and/or MOS transistor 212 may be based on a sensitivity of the circuit output to the degradation of parameters or the degradation of the characteristic parameters of MOS transistor 211 and/or MOS transistor 212 . In other words, for example, if a circuit output is particularly sensitive to saturation current degradation in MOS transistor 211 , but not to degradation of the saturation current of MOS transistor 212 , then the sensitivity associated with MOS transistor 211 may be used as the basis for selecting MOS transistor 211 .
- a second netlist of the circuit is created.
- each of the selected plurality of MOS transistors is replaced with at least two MOS transistors in series. This includes having a first and second transistor in series in place of a first MOS transistor of the selected plurality of MOS transistors ( 1004 ).
- a second netlist corresponding to circuit 215 may be created that has MOS transistors 831 and 832 (and/or 833 ), in series, in place of a MOS transistor 810 .
- circuit 215 may be simulated using a netlist that has MOS transistors 831 and 832 (and/or 833 ), in series, in place of a MOS transistor 810 .
- a first degraded parameter associated with the first transistor and a second degraded parameter associated with the second transistor are determined.
- degraded values for the threshold voltages (V th ) and/or saturation current (I dsat ) may be determined for MOS transistor 830 and MOS transistor 831 (and/or MOS transistor 833 ).
- the first degraded parameter associated with the first transistor and the second degraded parameter associated with the second transistor may be different.
- each of the degraded parameters associated with MOS transistors 831 - 833 may be different because V 1 , V 2 , and V 3 had different values during all or part of the simulation(s).
- a third netlist of the circuit is created.
- This third netlist has the same circuit topology as the second netlist.
- the third netlist uses the first degraded parameters for the first transistor and the second degraded parameters for the second transistor ( 1010 ).
- a third netlist corresponding to circuit 215 may be created that has MOS transistors 831 and 832 (and/or 833 ), in series, in place of a MOS transistor 810 and uses degraded parameters for MOS transistors 831 and 832 (and/or 833 ).
- These degraded parameters may be degraded values for the threshold voltages (V th ) and/or saturation current (I dsat ) and/or carrier mobility of MOS transistor 830 and MOS transistor 831 (and/or MOS transistor 833 ).
- the circuit is simulated using the third netlist ( 1012 ). This simulation may be used to determine whether the circuit will function properly, or at a desired frequency/speed, with one or more MOS transistors in the circuit in a degraded condition. This simulation may be used to determine an expected lifetime of the circuit and/or integrated circuit.
- FIG. 11 is a diagram illustrating using the entire dielectric area of chip in time dependent dielectric breakdown checking.
- FIG. 11 includes an illustration of integrated circuit 1110 .
- Integrated circuit 1110 may be, or have the design and/or circuits as integrated circuit 210 .
- Integrated circuit 1110 is shown including circuit 1111 , circuit 1112 , and circuit 1113 .
- Integrated circuit 1110 may include additional circuits.
- all, or substantially all of the gate area of all of the circuits 1110 - 1113 in integrated circuit 1110 are summed together to produce a total gate area for the entire (or substantially entire) integrated circuit 1110 . This is illustrated in FIG. 11 by circuit 1120 .
- the total gate area of integrated circuit 1110 is input to the time dependent dielectric breakdown (TDDB) equation 1130 .
- Simulation parameters 1121 such as temperature, voltage, time, etc. are also input to time dependent dielectric breakdown equation 1130 .
- Time dependent dielectric breakdown equation 1130 is used to produce an expected time dependent dielectric breakdown lifetime 1140 .
- FIG. 12 is a flowchart illustrating a method of checking for reliability problems related to time dependent dielectric breakdown. The steps illustrated in FIG. 12 may be performed on, or for, one or more elements of IC 210 , or IC 1110 .
- a circuit or integrated circuit design is simulated ( 1202 ). For example, a simulation of circuit 215 , IC 210 , or IC 1110 , or one of their elements may be simulated in order to provide input parameters for a time dependent dielectric breakdown analysis (equation).
- the total gate area for an entire (or substantially entire) integrated circuit is calculated ( 1204 ). For example, the gate area for all of the MOS transistors in the design of IC 210 or IC 1110 may be determined.
- An example of a substantially entire gate area is the sum of areas that result in the output of the time dependent dielectric breakdown analysis yielding results that are within 0% to 10% of the exact result.
- a time dependent dielectric breakdown lifetime is calculated ( 1206 ).
- an expected lifetime, based on TDDB, for IC 210 or IC 1110 may be determined using a TDDB equation and the results obtained in steps 1202 and 1204 .
- the TDDB lifetime may also be based on a simulated operating temperature of the integrated circuit.
- the TDDB lifetime obtained in step 1206 may be based on an operating temperature used in the simulation in step 1202 .
- the TDDB lifetime may be further based on a simulated value for a gate voltage associated with the individual transistors used in the TDDB calculation.
- the TDDB lifetime obtained in step 1206 may be based on a gate voltage obtained from a transistor in the simulation in step 1202 .
- the TDDB lifetime may be further combined with results from other reliability checks and/or calculations. For example, an expected lifetime of an MOS transistor in IC 210 may be determined based on gate-to-bulk voltage(s) (V gb ), a temperature parameter (T), the length of the channel of the MOS transistor (L), a determined to gate-to-source voltage (V gs ), and, a determined drain-to-source (V ds ) voltage that are obtained from the simulation results. This expected lifetime may be used in combination with the TDDB lifetime obtained in step 1206 to determine an expected lifetime of the integrated circuit 210 . If the expected lifetime of the integrated circuit, either due to TDDB or the expected lifetime of the MOS transistor, or both, is less than a predetermined lifetime, the design of integrated circuit 210 may be modified.
- FIG. 13 is a flowchart illustrating a method of determining an expected lifetime of an integrated circuit. The steps illustrated in FIG. 13 may be performed on, or for, one or more elements of IC 210 , or IC 1110 .
- a first total MOS transistor gate area having a first gate dielectric thickness is determined ( 1302 ). This total may be for the entire (or substantially entire) area in an integrated circuit having a gate dielectric of this first thickness. For example, the total gate area for all of the MOS transistors having a first gate dielectric thickness in the design of IC 210 or IC 1110 may be determined.
- a second total MOS transistor gate area having a second gate dielectric thickness is determined ( 1306 ).
- This total may be for the entire (or substantially entire) area in an integrated circuit having a gate dielectric of this second thickness.
- the total gate area for all of the MOS transistors having a second gate dielectric thickness in the design of IC 210 or IC 1110 may be determined.
- an expected lifetime of a first MOS transistor is determined ( 1310 ). For example, an expected lifetime of the first MOS transistor in IC 210 or IC 1110 may be calculated according the equation and pseudo-code given in Table 1.
- an expected lifetime of the integrated circuit is determined. For example, based on the lifetime calculated in step 1310 , and a total gate area having a second dielectric thickness, an expected lifetime for IC 210 or IC 1110 may be calculated. If the expected lifetime for IC 210 or IC 1110 is less than a predetermined lifetime, the design of IC 210 or IC 1110 , respectively, may be modified.
- FIG. 14 is a flowchart illustrating a method of determining an expected lifetime based on threshold voltage changes caused by back bias voltage. The steps illustrated in FIG. 14 may be performed on, or for, one or more elements of IC 210 .
- a circuit is simulated ( 1402 ).
- circuit 215 may be simulated in order to provide results and/or information that may be used for reliability checks and/or processes.
- Steps 1404 , 1406 , and 1408 may be performed for each device in the circuit.
- V bs bulk-to-source
- V ds drain-to-source
- V th a changed threshold voltage
- a changed V th for MOS transistor 211 may be calculated.
- an effective gate-to-source (V gs ) voltage may be determined ( 1406 ).
- an effective V gs for use in reliability checks or equations may be calculated
- a reliability equation/calculation for the expected lifetime before failure of an MOS transistor due to hot carrier injection (HCI) effects that is based on bulk-to-source voltage (V bs ), drain-to-source (V ds ) voltage, and gate-to-source voltage V gs is given.
- V bs bulk-to-source voltage
- V ds drain-to-source
- V gs gate-to-source voltage
- B 1 -B 15 are fabrication processed dependent and are determined by reliability measurements on test devices and/or circuits.
- the circuit simulation results are used to determine a cumulative lifetime ( 1410 ).
- the circuit simulation results may be used to calculate an overall lifetime of MOS transistor 211 and/or circuit 215 .
- Voltage waveforms from a transient analysis circuit simulation can be used to calculate and report a cumulative lifetime.
- V ds voltage dependencies
- V gs and V bs may be substantial.
- V bs can have a negative effect on the reliability lifetime due to HCI effects.
- V bs can reduce the negative effects of HCI on the expected lifetime.
- FIG. 15 is a flowchart illustrating a method of calculating an indicator of reliability associated with threshold voltage changes caused by back bias voltage. The steps illustrated in FIG. 15 may be performed on, or for, one or more elements of IC 210 .
- a circuit that has at least a first MOS transistor is simulated ( 1502 ).
- circuit 215 may be simulated in order to provide results and/or information that may be used for reliability checks and/or processes.
- a bulk-to-source voltage (V bs ) for the first MOS transistor is determined ( 1504 ).
- the simulation results may be used to determine a V bs voltage for MOS transistor 211 .
- This V bs may be based on the operating point of MOS transistor.
- the V bs may be based on integrating a voltage (e.g., V bs ) over a transient analysis of circuit 215 .
- a threshold voltage (V th ) for the first MOS transistor is determined ( 1506 ). For example, a changed or degraded threshold voltage for MOS transistor 211 may be calculated based on the V bs calculated in step 1504 . Based on the threshold voltage (V th ), determine an effective gate-to-source voltage (V gs ) for the first MOS transistor ( 1508 ). For example, based on the V th obtained for MOS transistor 211 , an effective V gs for use in reliability checks of MOS transistor 211 and/or circuit 215 may be calculated. Based on the effective gate-to-source voltage (V gs ), a reliability indicator of the first MOS transistor is calculated ( 1510 ). For example, based on the effective V gs obtained in step 1508 , the degradation of saturation current (I dsat ) expected over a period of time for MOS transistor 211 and/or its effects on circuit 215 may be calculated.
- the threshold voltage (V th ) obtained in step 1506 may be further based on a drain-to-source voltage (V ds ).
- V ds drain-to-source voltage
- the threshold voltage calculated for MOS transistor 211 may be based on both V bs and V ds obtained from the simulation in step 1502 .
- an expected lifetime of the first MOS transistor may be calculated based on gate-to-bulk voltage(s) (V gb ), a temperature parameter (T), the length of the channel of the MOS transistor (L), a determined effective gate-to-source voltage (V gs ), and, a drain-to-source (V ds ) voltage that are obtained from the simulation results in step 1502 .
- an expected lifetime of the first MOS transistor may be calculated using the equation in Table 1 and the simulation results associated with circuit 215 , and MOS transistor 211 , in particular.
- the expected lifetime of the first MOS transistor may be combined with the expected lifetime of a second MOS transistor and the reliability indicator of the first MOS transistor to determine an expected lifetime of an integrated circuit.
- the expected lifetime of the first MOS transistor calculated using the equation in Table 1 may be combined with the expected lifetime of a second transistor calculated using any of the techniques described herein and the reliability indicator determined in step 1510 to determine an expected lifetime of integrated circuit 210 .
- FIG. 16 is a flowchart illustrating a method of determining an expected lifetime of an integrated circuit. The steps illustrated in FIG. 16 may be performed on, or for, one or more elements of IC 210 .
- a circuit having at least a first MOS transistor is simulated ( 1602 ).
- circuit 215 may be simulated in order to provide results and/or information that may be used for reliability checks and/or processes.
- An expected lifetime of a first MOS transistor that is based on gate-to-bulk voltage (V gb ), a temperature parameter, the length of the channel of the first MOS transistor, a determined effective gate-to-source voltage (V gs ), and a drain-to-source voltage is determined ( 1604 ).
- V gb gate-to-bulk voltage
- V gs determined effective gate-to-source voltage
- V gs drain-to-source voltage
- an expected lifetime of the first MOS transistor may be calculated using the equation in Table 1 and the simulation results associated with circuit 215 , and
- a bulk-to-source voltage (V bs ) for the first MOS transistor is determined ( 1606 ).
- the simulation results may be used to determine a V bs voltage for MOS transistor 211 .
- This V bs may be based on the operating point of MOS transistor.
- the V bs may be based on integrating a voltage (e.g., V bs ) over a transient analysis of circuit 215 .
- a threshold voltage (V th ) for the first MOS transistor is determined ( 1608 ). For example, a changed or degraded threshold voltage for MOS transistor 211 may be calculated based on the V bs calculated in step 1504 . Based on the threshold voltage (V th ), determine an effective gate-to-source voltage (V gs ) for the first MOS transistor ( 1610 ). For example, based on the V th obtained for MOS transistor 211 , an effective V gs for use in reliability checks of MOS transistor 211 and/or circuit 215 may be calculated.
- a second expected lifetime of the first MOS transistor is calculated ( 1612 ).
- a second expected lifetime of the first MOS transistor may be calculated using the equation given in Table 2.
- calculate and expected lifetime of an integrated circuit 1614 ). For example, based on the expected lifetime of MOS transistor 211 calculated in step 1604 , and the expected lifetime of MOS transistor 211 calculated in step 1612 , and expected lifetime for integrated circuit 210 may be determined. If the expected lifetime of the integrated circuit is less than a predetermined lifetime, the design of the integrated circuit may be modified.
- the second expected lifetime may be based on a reliability indicator of the first MOS transistor. For example, the second expected lifetime may be based on the degradation of saturation current (I dsat ) expected over a period of time for MOS transistor 211 and/or its effects on circuit 215 .
- FIG. 17 is a flowchart illustrating a method of determining an expected lifetime of an integrated circuit. The steps illustrated in FIG. 17 may be performed on, or for, one or more elements of IC 210 . Saturation current (I dsat ) degradation versus gate-to-source voltage (V gs ) and drain-to-source voltage (V ds ) is characterized ( 1702 ).
- the degradation of the MOS transistor characteristic parameter I dsat when MOS transistors fabricated in this process are exposed to various gate-to-source voltages, drain-to-source voltages, and/or ratios of V gs /V ds , for various lengths of time and at various temperatures, is measured. These measurements may be plotted to form saturation current degradation curves.
- the saturation current degradation curves are fit to determine an expected lifetime equation that is dependent on V gs ( 1704 ).
- the measured saturation current data points versus V gs and/or V ds may be fit to a linear, power-law, or exponential curve.
- the measured saturation current data points versus V gs divided by V ds may be fit to a linear, power-law, or exponential curve.
- the amount of time until the measured saturation current data points degrades by a predetermined amount versus V gs , V ds and/or V gs divided by V ds may be fit to a linear, power-law, or exponential curve.
- These fit curves may be used to produce equations that relate, for example, V gs , V as , and/or V gs divided by V ds , to I dsat , I dsat degradation, and/or the expected lifetime of an MOS transistor.
- a circuit is simulated ( 1706 ).
- circuit 215 may be simulated in order to provide results and/or information that may be used for reliability checks and/or processes. These reliability checks and/or processes may provide input(s) to the curves/equations developed in step 1704 .
- an expected lifetime of an MOS transistor that is based on V gs is determined ( 1708 ).
- an expected lifetime for MOS transistor 211 may be determined from one or more curves and/or equations developed in step 1704 . If the expected lifetime is less than a lifetime limit, a warning message is generated ( 1710 ).
- a warning message can be generated.
- the design of circuit 215 may be modified.
- the curves developed in step 1704 may be fit for more than one region of V gs , V ds , and/or V gs divided by V ds .
- a second expected lifetime equation may be developed.
- the first expected lifetime equation may be used for a first range of V gs values while the second expected lifetime equation is used for a second range of V gs values.
- the first expected lifetime equation may be used for V gs ⁇ V EQ1
- the second expected lifetime equation is used for V gs >V EQ1 , where V EQ1 is a predetermined value.
- the expected lifetime(s) may also be adjusted to account for bias temperature instability (BTI) such that the degradation from BTI is not double counted in the lifetime equation (s) and/or the expected lifetime(s).
- BTI bias temperature instability
- FIG. 18 is a flowchart illustrating a method of checking for gate voltage and drain voltage dependent saturation current degradation reliability problems.
- the steps illustrated in FIG. 18 may be performed on, or for, one or more elements of IC 210 .
- a dependence of a saturation current (I dsat ) degradation versus gate voltage (V gs ) is measured ( 1802 ).
- I dsat saturation current
- V gs gate voltage
- the degradation of the MOS transistor characteristic parameter I dsat when MOS transistors fabricated in this process are exposed to various gate-to-source voltages for various lengths of time and at various temperatures is measured. These measurements may be plotted to form saturation current degradation versus V gs curves.
- a dependence of a saturation current (I dsat ) degradation versus drain voltage (V ds ) is measured ( 1804 ).
- I dsat saturation current
- V ds drain voltage
- the measured data points are fit to of an amount of time until a threshold degradation occurs versus V gs divided by V ds to determine a first expected lifetime equation that is based on V gs ( 1806 ).
- the amount of time until the measured saturation current data points reach a threshold amount of degradation (e.g., 10%) versus V gs divided by V ds may be fit to a linear, power-law, or exponential curve. This curve fit may be used produce an equation that relates, for example, V gs divided by V ds , the expected lifetime of an MOS transistor.
- a circuit having at least a first MOS transistor is simulated ( 1808 ).
- circuit 215 which includes MOS transistor 211 , may be simulated in order to provide results and/or information that may be used for reliability checks and/or processes. These reliability checks and/or processes may provide input(s) to the curves/equations developed in step 1806 .
- a first expected lifetime for the first MOS transistor is determined ( 1810 ). For example, a first expected lifetime for MOS transistor 211 may be calculated from the simulation results obtained in step 1808 (which provides V gs values) and the equation developed in step 1806 .
- a warning message is generated. For example, if the expected lifetime of MOS transistor 211 is less than a predetermined lifetime (e.g., 10 years), a warning message can be generated. In response to the warning message, or in response to the expected lifetime of MOS transistor 211 being less than a predetermined lifetime, the design of integrated circuit 210 may be modified.
- a predetermined lifetime e.g. 10 years
- the curve developed in step 1806 may be fit for more than one region of V gs .
- a second expected lifetime equation may be developed.
- the first expected lifetime equation may be used for a first range of V gs values while the second expected lifetime equation is used for a second range of V gs values.
- the first expected lifetime equation may be used for V gs ⁇ V EQ1
- the second expected lifetime equation is used for V gs >V EQ2 , where V EQ2 is a predetermined value.
- the second expected lifetime equation may be used to determine an expected lifetime for a second MOS transistor.
- the second expected lifetime equation may be used to determine a second expected lifetime. If the expected lifetime of MOS transistor 212 is less than a predetermined lifetime (e.g., 10 years), a warning message can be generated.
- the expected lifetime(s) may also be adjusted to account for bias temperature instability (BTI) such that the degradation from BTI is not double counted in the lifetime equation (s) and/or the expected lifetime(s).
- BTI bias temperature instability
- Another expected lifetime of the first MOS transistor may be determined based on V gb , a temperature parameter, the length of the channel of the first MOS transistor, V gs , and, V ds .
- an expected lifetime of an MOS transistor in IC 210 may be determined based on gate-to-bulk voltage(s) (V gb ), a temperature parameter (T), the length of the channel of the MOS transistor (L), a determined to gate-to-source voltage (V gs ), and, a determined drain-to-source (V ds ) voltage that are obtained from the simulation results.
- This expected lifetime may be used in combination with the expected lifetime obtained in step 1810 to determine an expected lifetime of the integrated circuit 210 . If the expected lifetime of the integrated circuit, either due to the dependence of HCI on gate voltage, or the expected lifetime of the MOS transistor calculated in step 1810 , or both, is less than a predetermined lifetime, the design of integrated circuit 210 may be modified.
- FIG. 19 is a flowchart illustrating a method of determining an expected lifetime of an integrated circuit. The steps illustrated in FIG. 19 may be performed on, or for, one or more elements of IC 210 .
- a dependence of a saturation current (I dsat ) degradation versus gate voltage (V gs ) is measured ( 1902 ).
- I dsat saturation current
- V gs gate voltage
- I dsat MOS transistor characteristic parameter
- a dependence of a saturation current (I dsat ) degradation versus drain voltage (V ds ) is measured ( 1904 ).
- I dsat saturation current
- V ds drain voltage
- the measured data points are fit to of an amount of time until a threshold degradation occurs versus V gs divided by V ds to determine a first expected lifetime equation that is based on V gs ( 1906 ).
- the amount of time until the measured saturation current data points reach a threshold amount of degradation (e.g., 10%) versus V gs divided by V ds may be fit to a linear, power-law, or exponential curve. This curve fit may be used produce an equation that relates, for example, V gs divided by V ds , the expected lifetime of an MOS transistor.
- a circuit having at least a first MOS transistor is simulated ( 1908 ).
- circuit 215 which includes MOS transistor 211 , may be simulated in order to provide results and/or information that may be used for reliability checks and/or processes. These reliability checks and/or processes may provide input(s) (such as V gs and/or V ds ) to the curves/equations developed in step 1906 .
- a first expected lifetime for the first MOS transistor is determined ( 1910 ). For example, a first expected lifetime for MOS transistor 211 may be calculated from the simulation results obtained in step 1908 (which provides V gs values) and the equation developed in step 1906 .
- an expected lifetime of a first MOS transistor is determined ( 1912 ).
- an expected lifetime of the first MOS transistor in IC 210 or IC 1110 may be calculated according the equation and pseudo-code given in Table 1 using variables obtained from the simulation performed in step 1908 .
- determining a circuit expected lifetime ( 1914 ). For example, based on the expected lifetime of MOS transistor 211 calculated in step 1910 , and the expected lifetime of MOS transistor 211 calculated in step 1912 , an expected lifetime for circuit 215 may be calculated. Based on the expected lifetime for circuit 215 , an expected lifetime for integrated circuit 210 may be calculated. If the expected lifetime of the integrated circuit is less than a predetermined lifetime, the design of the integrated circuit may be modified.
- FIG. 20 is a flowchart illustrating a method of calculating a saturation current degradation due to measured effects of the interaction of bias temperature instability and hot carrier injection. The steps illustrated in FIG. 20 may be performed on, or for, one or more elements of IC 210 .
- Saturation current (I dsat ) degradation caused by hot carrier injection (HCI) versus gate-to-source voltage (V gs ) is characterized ( 2002 ).
- the degradation of the MOS transistor characteristic parameter I dsat when MOS transistors fabricated in this process are exposed to various gate-to-source voltages, drain-to-source voltages, temperatures, etc., that cause degradation of I dsat due to hot carrier injection are measured. These measurements may be plotted to form saturation current degradation curves that correspond to degradation in I dsat caused by hot carrier injection.
- I dsat Saturation current degradation caused bias temperature instability (BTI) versus gate-to-source voltage (V gs ) is characterized ( 2004 ).
- V gs gate-to-source voltage
- I dsat Saturation current degradation caused bias temperature instability
- V gs gate-to-source voltage
- an artificial hot carrier injection lifetime equation that is based on hot carrier injection degradation and bias temperature instability dependencies is determined ( 2006 ).
- an artificial hot carrier injection lifetime equation may be determined by combining curve fitted equations to the measured data points from steps 2002 and 2004 .
- these curve fitted equations may be summed, subtracted, or fitted as a two-dimensional surface, as appropriate to determine an artificial hot carrier injection lifetime equation that does not double count degradation caused by bias temperature instability.
- a circuit is simulated ( 2008 ).
- circuit 215 may be simulated in order to provide results and/or information that may be used for reliability checks and/or processes. These reliability checks and/or processes may provide input(s) to the artificial hot carrier injection lifetime curves/equations developed in step 2006 .
- an I dsat degradation is determined for a first MOS transistor ( 2010 ).
- a degradation of the saturation current and/or an expected lifetime of a first MOS transistor in circuit 215 is calculated. In this manner, the degradation caused by bias temperature instability is not double-counted when calculating, for example, the degradation of the saturation current and/or an expected lifetime of MOS transistor 211 .
- FIG. 21 is a flowchart illustrating a method of calculating an expected saturation current degradation. The steps illustrated in FIG. 21 may be performed on, or for, one or more elements of IC 210 .
- a dependence of a saturation current (I dsat ) degradation versus gate voltage (V gs ) that is indicative of I dsat degradation caused by hot carrier injection is measured ( 2102 ).
- the degradation of the MOS transistor characteristic parameter I dsat when MOS transistors fabricated in this process are exposed to various gate-to-source voltages, various lengths of time, various temperatures, etc. that cause hot carrier injection degradation of I dsat is measured. These measurements may be plotted to form saturation current degradation caused by hot carrier injection versus V gs curves.
- a dependence of a saturation current (I dsat ) degradation versus gate voltage (V gs ) that is indicative of I dsat degradation caused by bias temperature instability is measured ( 2104 ).
- I dsat saturation current
- V gs gate voltage
- I dsat saturation current
- V gs gate voltage
- an artificial HCI lifetime equation that is based on the second dependence subtracted from the first dependence is determined ( 2106 ).
- an artificial hot carrier injection lifetime equation may be determined by subtracting a first curve fitted equation corresponding to the data measured in steps 2104 from a first curve fitted equation corresponding to the data measured in steps 2102 .
- a circuit having at least a first MOS transistor is simulated ( 2108 ).
- circuit 215 may be simulated in order to provide results and/or information that may be used for reliability checks and/or processes. These reliability checks and/or processes may provide input(s) (such as V gs and/or V ds ) to the artificial hot carrier injection lifetime curves/equations developed in step 2106 . Based on the results of the simulation, and on the artificial hot carrier injection lifetime equation, an I dsat degradation is determined for the first MOS transistor ( 2110 ).
- a degradation of the saturation current and/or an expected lifetime of a first MOS transistor in circuit 215 is calculated. In this manner, the degradation caused by bias temperature instability is not double-counted when calculating, for example, the degradation of the saturation current and/or an expected lifetime of MOS transistor 211 .
- FIG. 22 is a flowchart illustrating a method of calculating an expected saturation current degradation. The steps illustrated in FIG. 21 may be performed on, or for, one or more elements of IC 210 .
- An artificial HCI lifetime equation that is based on a first dependence of a saturation current (I dsat ) degradation caused by hot carrier injection (HCI) versus gate voltage (V gs ) and a second dependence of the saturation current (I dsat ) degradation caused by bias temperature instability (BTI) versus gate voltage (V gs ) is determined ( 2202 ). For example, based on measurements of I dsat degradations caused by HCI and BTI versus V gs , on MOS transistors fabricated in the process to be used to fabricate circuit 215 , an artificial HCI lifetime equation can be calculated.
- a circuit having at least a first MOS transistor is simulated ( 2204 ).
- circuit 215 may be simulated in order to provide results and/or information that may be used for reliability checks and/or processes. These reliability checks and/or processes may provide input(s) to the artificial hot carrier injection lifetime curve/equation developed in step 2202 . Based on the results of the simulation of the circuit, and on the artificial hot carrier injection lifetime equation, an I dsat degradation is determined for the first MOS transistor ( 2206 ).
- a degradation of the saturation current and/or an expected lifetime of a first MOS transistor (e.g., MOS transistor 211 ) in circuit 215 is calculated.
- first expected lifetime is determined for the first MOS transistor ( 2208 ). For example, based on the results of simulating circuit 215 in step 2204 providing input values to the artificial hot carrier injection equation developed in step 2202 , an expected lifetime for the first MOS transistor (e.g., MOS transistor 211 ) in circuit 215 is calculated.
- a second expected lifetime of the first MOS transistor based on gate-to-bulk voltage(s) (V gb ), a temperature parameter (T), the length of the channel of the MOS transistor (L), a determined to gate-to-source voltage (V gs ), and, a determined drain-to-source (V ds ) voltage, an expected lifetime of a first MOS transistor is determined based on the results of the simulation ( 2210 ). For example, an expected lifetime of the first MOS transistor in IC 210 may be calculated according the equation and pseudo-code given in Table 1 using variables obtained from the simulation performed in step 2204 .
- the first expected lifetime for the first MOS transistor and the second expected lifetime for the first MOS transistor may be used to calculate a circuit expected lifetime. For example, based on the expected lifetime of MOS transistor 211 calculated in step 2208 , and the expected lifetime of MOS transistor 211 calculated in step 2210 , an expected lifetime for circuit 215 may be calculated. Based on the expected lifetime for circuit 215 , an expected lifetime for integrated circuit 210 may be calculated. If the expected lifetime of the integrated circuit is less than a predetermined lifetime, the design of the integrated circuit may be modified.
- FIG. 23 is a flowchart illustrating a method of calculating saturation current recovery from bias temperature instability. The steps illustrated in FIG. 23 may be performed on, or for, one or more elements of IC 210 .
- a circuit is simulated ( 2302 ).
- circuit 215 may be simulated in order to provide results and/or information that may be used for reliability checks and/or processes.
- the amount of time the gate-to-source voltage of a MOS transistor is above a recovery voltage is summed ( 2304 ).
- a transient analysis of circuit 215 may be performed in step 2302 . The results of this transient analysis may be used to determine when, and for how long, the gate-to-source voltage of MOS transistor 211 is above a predetermined recovery voltage (V rec ).
- a stress duty cycle is calculated ( 2306 ). For example, the amount of time the gate-to-source voltage of MOS transistor 211 is above the predetermined recovery voltage (V rec ) divided by the total time represented by the simulation may be used to determine a stress duty cycle.
- the stress duty cycle is indicative of the percentage of time that a MOS transistor is being stressed and therefore being degraded.
- the MOS transistor may be recovering. In other words, when the gate-to-source voltage of MOS transistor 211 is below V rec , the degradations caused by the gate-to-bulk voltage of MOS transistor 211 being above V rec are, at least partially, being reversed.
- a degradation recovery fraction is assigned base on the stress duty cycle ( 2308 ).
- a degradation recovery fraction may be assigned to MOS transistor 211 based on the calculated stress duty cycle assigned to MOS transistor 211 in step 2306 .
- a degradation is calculated based on the degradation during the entire time and the recovery fraction ( 2310 ). For example, based on a degradation calculated for MOS transistor 211 , and the recovery fraction assigned to MOS transistor 211 in step 2308 , a new degradation is calculated. This new degradation is typically less than the original degradation.
- FIG. 24 is a flowchart illustrating a method of determining a saturation current degradation. The steps illustrated in FIG. 24 may be performed on, or for, one or more elements of IC 210 .
- a first dependence of a saturation current (I dsat ) degradation versus gate voltage (V gs ) at a level that causes I dsat degradation by bias temperature instability is measured ( 2402 ).
- the degradation of the MOS transistor characteristic parameter I dsat when MOS transistors fabricated in this process are exposed to various gate-to-source voltages that cause bias temperature instability degradation of I dsat is measured.
- a second dependence of a saturation current (I dsat ) recovery versus gate voltage (V gs ) at a level that causes I dsat recovery is measured ( 2404 ).
- I dsat saturation current
- V gs gate voltage
- a recovery voltage threshold value is determined.
- the recovery voltage threshold is a value indicative of V gs voltages below which BTI recovery occurs ( 2404 ). For example, for the integrated circuit fabrication process that is to produce IC 210 , a threshold voltage below which recovery of the MOS transistor characteristic parameter I dsat occurs can be determined. This threshold voltage can be determined from the measurements in step 2404 .
- a circuit having at least a first MOS transistor is simulated ( 2406 ). For example, circuit 215 may be simulated in order to provide results and/or information that may be used for reliability checks and/or processes.
- a BTI recovery factor is determined based on an amount of time the V gs of the first MOS transistor is below the recovery voltage threshold value ( 2408 ). For example, a previously determined BTI degradation of MOS transistor 211 can be reduced by an amount corresponding to a BTI recovery factor that corresponds to the amount of time the V gs of MOS transistor 211 spent below the recovery voltage threshold value (V rec ).
- a stress time factor based on the amount of time the V gs of the first MOS transistor is above the recovery voltage threshold value may also be determined.
- a recovery time factor based on the amount of time the V gs of the first MOS transistor is below the recovery voltage threshold value may be determined.
- the BTI recovery factor may be based on both the stress time factor and the recovery time factor.
- the recovery voltage threshold value may be further based on temperature.
- FIG. 25 is a flowchart illustrating a method of calculating a saturation current change. The steps illustrated in FIG. 25 may be performed on, or for, one or more elements of IC 210 .
- a recovery voltage threshold value based on a first dependence of an MOS transistor characteristic parameter degradation to gate voltage (V gs ) at a level that causes the MOS transistor characteristic parameter degradation by bias temperature instability (BTI) and a second dependence of the MOS transistor characteristic parameter to recover based on gate voltage being at below the recovery voltage threshold is determined ( 2502 ).
- a recovery voltage threshold value can be determined from various measurements of I dsat degradation and I dsat recovery versus V gs .
- a circuit having at least a first MOS transistor is simulated ( 2504 ).
- circuit 215 may be simulated in order to provide results and/or information that may be used for reliability checks and/or processes.
- a BTI recovery factor is determined based on an amount of time the V gs of the first MOS transistor is below the recovery voltage threshold value ( 2506 ). For example, a previously determined BTI degradation of MOS transistor 211 can be reduced by an amount corresponding to a BTI recovery factor that corresponds to the amount of time the V gs of MOS transistor 211 spent below the recovery voltage threshold value (V rec ).
- a stress time factor based on the amount of time the V gs of the first MOS transistor is above the recovery voltage threshold value may also be determined.
- a recovery time factor based on the amount of time the V gs of the first MOS transistor is below the recovery voltage threshold value may be determined.
- the BTI recovery factor may be based on both the stress time factor and the recovery time factor.
- the recovery voltage threshold value may be further based on temperature.
- the methods, circuits, systems and devices described above may be implemented in computer systems, or stored by computer systems.
- the circuits and integrated circuits described herein may be simulated on computer systems.
- the reliability checks and methods described herein may be run on computer systems.
- the methods and systems described above may also be stored on a non-transitory computer readable medium.
- the methods, devices, circuits, and systems described herein may be implemented using computer-aided design tools available in the art, and embodied by computer-readable files containing software descriptions of such circuits and devices. These software descriptions may be: behavioral, register transfer, logic component, transistor, and layout geometry-level descriptions.
- the software descriptions may be stored on non-transitory storage media or communicated by carrier waves.
- Data formats in which such descriptions may be implemented include, but are not limited to: formats supporting behavioral languages like C, formats supporting register transfer level (RTL) languages like Verilog and VHDL, formats supporting geometry description languages (such as GDSII, GDSIII, GDSIV, CIF, and MEBES), and other suitable formats and languages.
- RTL register transfer level
- GDSII, GDSIII, GDSIV, CIF, and MEBES formats supporting geometry description languages
- data transfers of such files on machine-readable media may be done electronically over the diverse media on the Internet or, for example, via email.
- physical files may be implemented on machine-readable media such as: 4 mm magnetic tape, 8 mm magnetic tape, 31 ⁇ 2 inch floppy media, CDs, DVDs, and so on.
- FIG. 26 illustrates a block diagram of a computer system.
- Computer system 2600 includes communication interface 2620 , processing system 2630 , storage system 2640 , and user interface 2660 .
- Processing system 2630 is operatively coupled to storage system 2640 .
- Storage system 2640 stores software 2650 and data 2670 .
- Processing system 2630 is operatively coupled to communication interface 2620 and user interface 2660 .
- Computer system 2600 may comprise a programmed general-purpose computer.
- Computer system 2600 may include a microprocessor.
- Computer system 2600 may comprise programmable or special purpose circuitry.
- Computer system 2600 may be distributed among multiple devices, processors, storage, and/or interfaces that together comprise elements 2620 - 2670 .
- Communication interface 2620 may comprise a network interface, modem, port, bus, link, transceiver, or other communication device. Communication interface 2620 may be distributed among multiple communication devices.
- Processing system 2630 may comprise a microprocessor, microcontroller, logic circuit, or other processing device. Processing system 2630 may be distributed among multiple processing devices.
- User interface 2660 may comprise a keyboard, mouse, voice recognition interface, microphone and speakers, graphical display, touch screen, or other type of user interface device. User interface 2660 may be distributed among multiple interface devices.
- Storage system 2640 may comprise a disk, tape, integrated circuit, RAM, ROM, EEPROM, flash memory, network storage, server, or other memory function. Storage system 2640 may include computer readable medium. Storage system 2640 may be distributed among multiple memory devices.
- Processing system 2630 retrieves and executes software 2650 from storage system 2640 .
- Processing system 2630 may retrieve and store data 2670 .
- Processing system 2630 may also retrieve and store data via communication interface 2620 .
- Processing system 2630 may create or modify software 2650 or data 2670 to achieve a tangible result.
- Processing system 2630 may control communication interface 2620 or user interface 2660 to achieve a tangible result.
- Processing system may retrieve and execute remotely stored software via communication interface 2620 .
- Software 2650 and remotely stored software may comprise an operating system, utilities, drivers, networking software, and other software typically executed by a computer system.
- Software 2650 may comprise an application program, applet, firmware, or other form of machine-readable processing instructions typically executed by a computer system.
- software 2650 or remotely stored software may direct computer system 2600 to operate.
Abstract
Description
- In modern integrated circuits (ICs), Metal Oxide Semiconductor Field Effect Transistors (MOSFETs) are being constructed at sizes close to their physical limits. The scaling of these devices in order to accommodate the ever increasing demand for faster and more complex Integrated Circuits has resulted in increasingly high electric fields within these MOSFETs. These increased electric fields can contribute to reliability problems for the long term operation of these devices.
- One such mechanism that causes reliability problem is hot carrier injection (HCI). Hot carrier injection is a phenomenon in solid-state electronic devices where an electron or a “hole” gains sufficient kinetic energy to overcome a potential barrier necessary to break an interface state. The term “hot” refers to the effective temperature used to model carrier velocity, not to the overall temperature of the device. Since the charge carriers can become trapped in the gate dielectric of a MOS transistor, the switching characteristics of the transistor can be permanently changed.
- Another mechanism that causes reliability problems seen in integrated circuits results from time-dependent gate dielectric breakdown (or time dependent dielectric breakdown—TDDB). Time dependent dielectric breakdown is a failure mechanism in MOSFETs that occurs when the gate dielectric breaks down as a result of long-time application of relatively low electric field (as opposite to immediate breakdown, which is caused by strong electric field). The breakdown is caused by formation of a conducting path through the gate dielectric to substrate due to electron tunneling current. This typically occurs when MOSFETs are operated close to or beyond their specified operating voltages. Yet another mechanism that can cause reliability problems is bias temperature instability (BTI) (a.k.a., negative bias temperature instability—NBTI).
- An embodiment of the invention may therefore comprise a method of determining a saturation current degradation that includes measuring, for a MOS integrated circuit fabrication process, a first dependence of a saturation current (Idsat) degradation with gate voltage (Vgs) at a level that causes Idsat degradation by bias temperature instability (BTI). A second dependence of the saturation current (Idsat) recovery versus gate voltage (Vgs) is also measured for the MOS integrated circuit fabrication process. A recovery voltage threshold value is determined. The recovery voltage threshold value is indicative of Vgs voltages below which BTI recovery occurs. A circuit having at least one MOS transistor that includes a first MOS transistor is simulated. Based on the results of the simulation, a BTI recovery factor is calculated based on an amount of time the Vgs of the first MOS transistor is below the recovery voltage threshold value.
- An embodiment of the invention may therefore further comprise a method of calculating a saturation current change that includes determining a recovery voltage threshold value. The recovery voltage threshold is based on a first dependence and a second dependence. The first dependence is indicative of an MOS transistor's characteristic parameter degradation due to gate voltage (Vgs) being at a level that causes the MOS transistor characteristic parameter degradation by bias temperature instability (BTI). The second dependence is indicative of the MOS transistor's characteristic parameter ability to recover based on gate voltage being below the recovery voltage threshold. A circuit having at least one MOS transistor that includes a first MOS transistor is simulated. Based on the results of the simulation, a BTI recovery factor is calculated based on the amount of time the Vgs of the first MOS transistor is below the recovery voltage threshold value.
-
FIG. 1 is a flowchart illustrating a method of producing integrated circuits that meet reliability targets. -
FIG. 2 is a diagram illustrating integrated circuit device degradation. -
FIG. 3 is a flowchart illustrating a method of analyzing and improving the reliability of a circuit. -
FIG. 4 is a flowchart illustrating a method of determining at least one effect of device degradation. -
FIG. 5 is a flowchart illustrating a method for detecting reliability problems caused by back bias voltage. -
FIG. 6 is a flowchart illustrating a method for checking for back bias voltage reliability problems. -
FIG. 7 is a flowchart illustrating a method for checking for reliability problems caused by back bias voltage on an MOS transistor. -
FIG. 8 is a diagram of illustrating a method of modeling an MOS transistor to detect reliability problems. -
FIG. 9 is a flowchart illustrating a method of checking for reliability problems by modeling long gate length transistors with multiple smaller transistors. -
FIG. 10 is a flowchart illustrating a method of checking for reliability problems by simulating transistors with multiple smaller transistors. -
FIG. 11 is a diagram illustrating using the entire dielectric area of chip in time dependent dielectric breakdown checking. -
FIG. 12 is a flowchart illustrating a method of checking for reliability problems related to time dependent dielectric breakdown. -
FIG. 13 is a flowchart illustrating a method of determining an expected lifetime of an integrated circuit. -
FIG. 14 is a flowchart illustrating a method of determining an expected lifetime based on threshold voltage changes caused by back bias voltage. -
FIG. 15 is a flowchart illustrating a method of calculating an indicator of reliability associated with threshold voltage changes caused by back bias voltage. -
FIG. 16 is a flowchart illustrating a method of determining an expected lifetime of an integrated circuit. -
FIG. 17 is a flowchart illustrating a method of checking for saturation current degradation reliability problems. -
FIG. 18 is a flowchart illustrating a method of checking for gate voltage and drain voltage dependent saturation current degradation reliability problems. -
FIG. 19 is a flowchart illustrating a method of determining an expected lifetime of an integrated circuit. -
FIG. 20 is a flowchart illustrating a method of calculating a saturation current degradation due to measured effects of the interaction of bias temperature instability and hot carrier injection. -
FIG. 21 is a flowchart illustrating a method of calculating an expected saturation current degradation. -
FIG. 22 is a flowchart illustrating a method of determining an expected lifetime of an integrated circuit. -
FIG. 23 is a flowchart illustrating a method of calculating saturation current recovery from bias temperature instability. -
FIG. 24 is a flowchart illustrating a method of determining a saturation current degradation. -
FIG. 25 is a flowchart illustrating a method of calculating a saturation current change. -
FIG. 26 is a block diagram of a computer system. -
FIG. 1 is a flowchart illustrating a method of producing integrated circuits that meet reliability targets. As shown inFIG. 1 , a circuit design (or integrated circuit design) that includes at least one Metal-oxide-semiconductor field effect transistor (a.k.a., MOSFET, FET, NFET, PFET, etc.) is produced (102). A reliability simulation of the circuit design is performed (104). If the reliability simulation instep 104 determines that the circuit design produced instep 102 meets a desired set of reliability criteria (e.g., expected lifetime before failure), a circuit corresponding to the circuit design produced instep 102 may be formed on a wafer during a wafer fabrication process (106). The fabricated circuit may then be verified (110). The fabricated circuit may then be verified by, for example, physical reliability tests such as burn-in. The reliability verifying methods according to example embodiments may enhance productivity by substantially reducing a defect occurrence during verification by detecting defects, problems, over-stress, low expected lifetimes, etc. the reliability simulation ofstep 104. - In particular, the reliability simulation may be based on voltage stress of direct current (DC) or alternating current (AC) component induced in an operation of the circuit design produced in
step 102. More particularly, in the reliability simulation, voltage stress of an AC component may be applied to the transistors in the circuit design produced instep 102 in order to evaluate stresses or conditions that the MOS transistors will likely face during operation. - When the
reliability simulation step 104 is complete and the circuit design produced instep 102 meets a desired set of reliability criteria, a circuit design having low reliability as determined by thereliability simulation step 104 may be discarded and a new, modified circuit design can be produced and simulated. - The circuit design(s) produced in
step 102 may be used to form a corresponding circuit on a wafer during wafer fabrication instep 106. Once the circuit design is verified insteps step 106, the circuit on the wafer may be tested to verify proper electrical performance at the wafer level instep 108. Instep 110, the wafer with the circuit thereon may be verified instep 110. Since circuit design reliability is determined before wafer fabrication instep 106, a number of defects (e.g., related to circuit reliability), instep 110 may be substantially reduced. This helps reduce manufacturing time and costs. The reliability simulation instep 104 will be described in more detail below with reference toFIGS. 2-25 . -
FIG. 2 is a diagram illustrating integrated circuit device degradation. InFIG. 2 , integratedcircuit 210 includescircuit 215 andcircuit 216.Circuit 215 includesMOSFET 211 andMOSFET 212.Integrated circuit 210, is shown inFIG. 2 before and after degradation—denoted “A” and “B” respectively. Before degradation, integratedcircuit 210 is shown as undegraded IC 210-A. After degradation, integratedcircuit 210 is shown as degraded IC 210-B. - In
FIG. 2 , undegraded integrated circuit 210-A is shown including undegraded circuit 215-A and undegraded circuit 216-A. Undegraded circuit 215-A includes undegraded NFET 211-A and undegraded PFET 212-A. In other words, undegraded IC 210-A, undegraded circuit 215-A, undegraded circuit 216-A, undegraded NFET 211-A, and undegraded PFET 212-A illustrate the circuits and devices ofIC 210 when they are in an undegraded condition (e.g., shortly after being manufactured.) The undegraded condition of the circuits and devices of IC 210-A are illustrated by the I-V curve illustrated above IC 210-A which illustrates an exemplary plot of MOS transistor characteristics of an undegraded device in IC 210-A. - Also in
FIG. 2 , degraded integrated circuit 210-B is shown including degraded circuit 215-B and degraded circuit 216-B. Degraded circuit 215-B includes degraded NFET 211-B and degraded PFET 212-B. In other words, degraded IC 210-B, degraded circuit 215-B, degraded circuit 216-B, degraded NFET 211-B, and degraded PFET 212-B illustrate the circuits and devices ofIC 210 when they are in a degraded condition (e.g., after being operated for ten or more years.) The degraded condition of the circuits and devices of IC 210-A are illustrated by the I-V curve illustrated above IC 210-B which illustrates an exemplary plot of MOS transistor characteristics of an undegraded device in IC 210-B with the dashed line illustrating an I-V curve of adegraded device. -
FIG. 3 is a flowchart illustrating a method of analyzing and improving the reliability of a circuit. A circuit is designed (302). This circuit includes at least one MOS transistor. The circuit may include a plurality of transistors of different types (e.g., NFET, PFET, etc.) In the plurality of transistors designed within the circuit, a type and a thickness of a gate insulation layer formed between a gate electrode and a respective channel may be selected for the MOS transistors in the circuit. As discussed previously with reference toFIG. 1 , one or more reliability simulation of the circuit may be performed (304). This simulation may provide results and/or information that can be used in order to determine reliability, or degradation, of the MOS transistors used in the circuit. This simulation may be used to determine whether the circuit will function properly, or at a desired frequency/speed, with one or more MOS transistors in the circuit in a degraded condition. - Based on the results of the simulation (e.g., voltages and currents within the circuit and over time), reliability checks are performed (306). Based on the results of these reliability checks, the circuit may be passed, or a warning message (or error message) may be generated. If a warning message is generated, flow may proceed back to step 302 and the circuit re-designed or modified.
-
FIG. 4 is a flowchart illustrating a method of determining at least one effect of device degradation. The steps illustrated inFIG. 4 may be performed on, or for, one or more elements ofIC 210. A netlist is received (402). For example, a netlist that describes undegraded circuit 215-A may be received. Device degradations are determined (404). For example, the changes to the characteristic parameters of NFET 211-A and/or PFET 212-A that degrades them into degraded NFET 211-B and PFET 212-B, respectively, may be calculated. These changes may be determined using information and/or results from a simulation of undegraded circuit 215-A. - The netlist is updated with degraded devices (406). For example, the netlist that describes the undegraded circuit 215-A may be updated with degraded devices NFET 211-B and PFET 212-B. The netlist may be updated by changing the characteristic parameters, such as saturation current and threshold voltage, of NFET 211-B and PFET 212-B to values that reflect the degraded state of NFET 211-B and PFET 212-B. It should be understood that the netlist of
circuit 215 may be updated in other ways as well. For example, the netlist ofcircuit 215 may be updated by splitting one or more of NFET 211-B and/or PFET 212-B into multiple smaller transistors. - The circuit is simulated with the degraded devices (408). For example,
circuit 215 may be simulated using the degraded characteristic parameters of NFET 211-B and PFET 212-B. Based on the simulation with degraded devices, reliability and/or performance checks are performed (410). For example, the results of the simulation performed instep 408 may provide one or more inputs to reliability equations, algorithms, or processes. These reliability equations, algorithms, and/or processes may generate a warning and/or error messages and/or modify the design. These reliability equations, algorithms, and or processes may determine one or more expected lifetimes ofcircuit 215,IC 210, and/orMOS transistors -
FIG. 5 is a flowchart illustrating a method for detecting reliability problems caused by back bias voltage. The steps illustrated inFIG. 5 may be performed on, or for, one or more elements ofIC 210. A circuit is simulated (502). For example,circuit 215 may be simulated in order to provide results and/or information that may be used for reliability checks and/or processes. Gate-to-bulk voltages are extracted (504). For example, the gate-to-bulk voltage(s) onNFET 211 during the simulation may be extracted from the results of the simulation performed instep 502. These gate-to-bulk voltages may vary over time. - A channel length is determined to be either short or long (506). For example, the channel length of
NFET 211 may be consider short if it is less than a threshold value, and long if it is greater than a threshold value. If the channel length is considered to be short, flow proceeds to step 508. If the channel length is considered to belong, flow proceeds to step 510. - In
step 508, the gate to bulk voltage is determined to be either greater than or less than a short channel length voltage threshold (508). If the gate to bulk voltage is determined to be greater than the short channel length voltage threshold, a warning message is generated. If the gate to bulk voltage is determined to be less than the short channel length voltage threshold, no warning message is generated. - For example, if
NFET 211 has a channel length that is considered short for this reliability test, and the simulation results show thatNFET 211 will be exposed to a gate to bulk voltage that exceeds the short channel length voltage threshold, a warning message can be generated. IfNFET 211 has a channel length that is considered short for this reliability test, and the simulation results show thatNFET 211 will not be exposed to a gate to bulk voltage that exceeds the short channel length voltage threshold, a warning message should not be generated. - In
step 510, the gate to bulk voltage is determined to be either greater than or less than a long channel length full touch threshold (510). If the gate to bulk voltage is determined to be greater than the long channel length voltage threshold, a warning message is generated. If the gate to bulk voltage is determined to be less than the long channel length voltage threshold, no warning messages generated. - For example, if
NFET 211 has a channel length that is considered long for this reliability test, and the simulation results show thatNFET 211 will be exposed to a gate to bulk voltage that exceeds the long channel length voltage threshold, a warning message can be generated. IfNFET 211 has a channel length that is considered long for this reliability test, and the simulation results show thatNFET 211 will not be exposed to a gate to bulk voltage that exceeds the long channel length voltage threshold, a warning message should not be generated. - In an embodiment, this check is performed for every MOS transistor instance in the netlist. The long channel length voltage threshold is typically less than the short channel length voltage threshold. It should also be understood, that the short channel length voltage threshold, and the long channel length voltage threshold are magnitudes. In other words, for a PMOS transistor, the gate to bulk voltage and the channel length voltage thresholds could be expressed as negative numbers.
- In an embodiment, the short channel length voltage threshold, the long channel length voltage threshold, and the threshold that divides short channel devices from long channel devices may be selected using the equation and pseudo-code given in Table 1. In Table 1, the constants A1-A8 are fabrication processed dependent and are determined by reliability measurements on test devices and/or circuits.
-
TABLE 1 If(Vgs − Vbs > A1 ) { Lifetime = A2 * exp(A3/(Vgs − Vbs)+ A4/T + A5/min(A6,L) + (Vbs + Vds <− A6 ? 0 : A7) * ln(max(A8, Vgs − Vds)); } Where: Vgs is the gate-to-source voltage; Vbs is the gate-to-bulk voltage; Vds is the drain-to-source voltage; T is temperature; and, L is the length of the device's gate. -
FIG. 6 is a flowchart illustrating a method for checking for back bias voltage reliability problems. The steps illustrated inFIG. 6 may be performed on, or for, one or more elements ofIC 210. A circuit having at least a first MOS transistor is simulated (602). For example,circuit 215 may be simulated to obtain results that may be used in reliability checks. Based on the results of the simulation, a gate to bulk voltage for the first MOS transistor is determined (604). For example, based on the results the simulation one or more gate to bulk voltages that n-channel MOS transistor 211 is exposed to may be determined. - A voltage limit based on the length of the channel of the first MOS transistor is selected (606). For example, based on the length of
MOS transistor 211, a voltage limit threshold forMOS transistor 211 may be selected. There may be multiple voltage limit thresholds from which the voltage limit threshold forMOS transistor 211 is selected. For example, rather than having only two voltage limit thresholds, one for short channel lengths and one for long channel lengths, multiple ranges of channel lengths (e.g., short, medium short, medium, etc.) may be used to select the voltage limit threshold. In another embodiment, a continuous function may be used to select the voltage limit threshold. In other words, the voltage limit threshold may be determined by a continuous function of channel length. In an embodiment, the voltage limit threshold may be determined by a continuous function of channel length and/or other parameters such as temperature. - If the gate to bulk voltage is greater than the voltage limit, a warning message is generated (608). For example, if the simulation results show that the gate to bulk voltage on
MOS transistor 211 exceeds the selected threshold, then a warning message can be generated. Optionally, the circuit design may be modified (610). For example, if a warning message is generated, the design ofcircuit 215 may be modified so that the gate to bulk voltage onMOS transistor 211 does not exceed the selected threshold. In an embodiment, a warning message can be generated if the lifetime as calculated according to Table 1 is less than a threshold lifetime. If the lifetime as calculated according to Table 1 is less than a threshold lifetime the circuit design may be modified. - In an embodiment, the voltage limit threshold may be further selected based on a temperature associated with the MOS transistor and/or circuit. An expected lifetime of the first MOS transistor may be calculated. For example, an expected lifetime of the first MOS transistor may be calculated using the equation in Table 1. The expected lifetime of the MOS transistor may be calculated based on gate-to-bulk voltage(s) (Vgb), a temperature parameter (T), the length of the channel of the MOS transistor (L), a determined to gate-to-source voltage (Vgs), and, a determined drain-to-source (Vds) voltage that are obtained from the simulation results.
-
FIG. 7 is a flowchart illustrating a method for checking for reliability problems caused by back bias voltage on an MOS transistor. The steps illustrated inFIG. 7 may be performed on, or for, one or more elements ofIC 210. A circuit having a first MOS transistor and a second MOS transistor is simulated (702). The first and second MOS transistors may have different (i.e., first and second) channel lengths. For example,circuit 215 may be simulated in order to determine simulation results that may be used to analyze the reliability ofcircuit 215 and/orMOS transistor 211 andMOS transistor 212.MOS transistor 211 andMOS transistor 212 may have different channel lengths. - From the simulation results, a first gate to bulk voltage (Vgb1) associated with the first MOS transistor and a second gate to bulk voltage (Vgb2) associated with the second MOS transistor are received (704). For example, the simulation results may provide one or more gate to bulk voltages associated with
MOS transistor 211 and one or more gate to bulk voltages associated withMOS transistor 212. - Based on a first parameter associated with the first MOS transistor, a first gate to bulk voltage limit is selected (706). For example, based on a first parameter associated with
MOS transistor 211, a gate to bulk voltage limit forMOS transistor 211 may be selected. The first parameter may be the gate length ofMOS transistor 211. The first gate-to-bulk voltage limit may be selected based on the channel length of the first MOS transistor being considered short for the purposes of this reliability check. - Based on a second parameter associated with the second MOS transistor, a second gate to bulk voltage limit is selected (708). For example, based on a second parameter associated with
MOS transistor 212, a gate to bulk voltage limit forMOS transistor 212 may be selected. The second parameter may be the gate length ofMOS transistor 212. The second gate-to-bulk voltage limit may be selected based on the channel length of the second MOS transistor being considered long for the purposes of this reliability check. - Based on the gate to bulk voltage associated with the first MOS transistor (Vgb1) exceeding the first gate to bulk voltage limit, a first warning message is generated (710). For example, based on the simulation results showing that the first MOS transistor will be exposed to gate to bulk voltages that exceed the first gate to bulk voltage limit, a warning message is generated. In an embodiment, a warning message can be generated if the lifetime of the first MOS transistor as calculated according to Table 1 is less than a threshold lifetime. If the lifetime of the first MOS transistor as calculated according to Table 1 is less than a threshold lifetime the circuit design may be modified.
- Based on the gate to bulk voltage associated with the second MOS transistor (Vgb2) exceeding the second gate to bulk voltage limit, a second warning message is generated (712). For example, based on the simulation results showing that the second MOS transistor will be exposed to gate to bulk voltages that exceed the second to gate to bulk voltage limit, a warning message is generated. In an embodiment, the second gate to bulk voltage limit is less than the first gate to bulk voltage limit. In an embodiment, a warning message can be generated if the lifetime of the second MOS transistor as calculated according to Table 1 is less than a threshold lifetime. If the lifetime of the second MOS transistor as calculated according to Table 1 is less than a threshold lifetime the circuit design may be modified.
- In an embodiment, the first parameter associated with the first MOS transistor is based on the first channel length of the first MOS transistor and the second parameter associated with the second MOS transistor is based on the second channel length of the second MOS transistor. In an embodiment, the first parameter associated with the first MOS transistor is based on a first temperature associated with the first MOS transistor and the second parameter associated with the second MOS transistor is based on a second temperature associated with the second MOS transistor. The first parameter associated with the first MOS transistor and the second parameter associated with the second MOS transistor are based on a single temperature associated with both the first MOS transistor and the second MOS transistor.
-
FIG. 8 is a diagram of illustrating a method of modeling an MOS transistor to detect reliability problems.FIG. 8 includes an illustration ofMOS transistor 810.MOS transistor 810 can be an element ofIC 210, such asMOS transistor 211 orMOS transistor 212.MOS transistor 810 includesgate 811,source 812, drain 813,gate dielectric 814,bulk 815, andinversion layer 816. Also shown inFIG. 8 are gate voltages (i.e., voltages thatgate dielectric 814 is exposed to) at three locations along the channel ofMOS transistor 810. These voltages are labeled V1, V2, and V3 (from left to right,source 812 to drain 813, respectively.) It should be noted that in typical operation, the voltages V1, V2, and V3 are not always equal. Typically, when MOS transistor is biased in the saturation region of operation, the magnitude of V1 is greater than V2, and the magnitude of V2 is greater than the magnitude of V3. In other words, |V1|>|V2|>|V3|. - When modeled for reliability simulations, discussed herein,
MOS transistor 810 may be modeled as a single MOS transistor represented inFIG. 8 byMOS transistor symbol 820. In an embodiment, however,MOS transistor 810 may be modeled by a plurality of MOS transistors 831-833, in series, each with a channel length less than that of MOS transistor 810 (or 820). Thus, for example, at least some of effects of gate voltage V1 onMOS transistor 810 may be determined from the simulation results that give the gate voltage onMOS transistor 831. At least some of effects of gate voltage V2 onMOS transistor 810 may be determined from the simulation results that give the gate voltage onMOS transistor 832. At least some of effects of gate voltage V3 onMOS transistor 810 may be determined from the simulation results that give the gate voltage onMOS transistor 833. -
FIG. 9 is a flowchart illustrating a method of checking for reliability problems by modeling long gate length transistors with multiple smaller transistors. The steps illustrated inFIG. 9 may be performed on, or for, one or more elements ofIC 210, includingMOS transistor 810. A netlist of a circuit having a first MOS transistor is received (920). For example, a netlist ofcircuit 215 orintegrated circuit 210 can be received. Based on a parameter associated with the first MOS transistor, the first MOS transistor is selected to be simulated as at least a first MOS transistor and a second MOS transistor in series (904). For example, based on the channel length ofMOS transistor 810,MOS transistor 810 may be selected to be modeled and/or simulated as MOS transistors 831-833.MOS transistor 810 may be selected to be modeled as multiple smaller MOS transistors when the channel length ofMOS transistor 810 exceeds a selected length threshold. - The circuit is simulated with the first transistor and the second transistor in place of the first MOS transistor (906). For example,
circuit 215 may be simulated with at least a first and second transistor, in series, in place ofMOS transistor 211. The first and second transistor may be modeled as having equal channel lengths. In another example, a circuit withMOS transistor 810 may be simulated with at least MOS transistors 831-833 in place ofMOS transistor 810. The circuit may be simulated with the lengths of MOS transistors 831-833 being equal. - Based on the results of the simulation, a device degradation for the first transistor and a device degradation for the second transistor are determined (908). For example, based on the results of a reliability simulation, device degradation may be determined for each of MOS transistors 831-833. Each of these device degradations for MOS transistors 831-833 may be different. Each of the determined device degradations for MOS transistors 831-833 may be different because V1, V2, and V3 have different values during all or part of the simulation(s).
- A degraded netlist having the first transistor degraded by the device degradation for the first transistor and the second transistor degraded by the device degradation for the second transistor is created (910). For example, a second netlist of
circuit 215 orintegrated circuit 210 can be created that has MOS transistors 831-833 (or a subset thereof) degraded by the device degradations determined from the simulation results obtained instep 906. The degraded netlist may be created by changing the characteristic parameters, such as saturation current and threshold voltage, of MOS transistors 831-833 (or a subset thereof) to values that reflect the degraded state of one or more MOS transistors 831-833. It should be understood that the degraded netlist of having degraded versions of one or more of MOS transistors 831-833 may be created in other ways as well. - The circuit is simulated with the first transistor degraded by the device degradation for the first transistor and the second transistor degraded by the device degradation for the second transistor in place of the first MOS transistor (912). For example,
circuit 215 orintegrated circuit 210 may be simulated with the degraded versions of MOS transistors 831-833 in place ofMOS transistor 810. These results of this simulation may be used to calculate an expected lifetime for one or more of the individual MOS transistors 831-833. An expected lifetime of the circuit may be calculated using one or more of the calculated values of the expected lifetimes of the individual MOS transistor 831-833. -
FIG. 10 is a flowchart illustrating a method of checking for reliability problems by simulating transistors with multiple smaller transistors. The steps illustrated inFIG. 910 may be performed on, or for, one or more elements ofIC 210, includingMOS transistor 810. A plurality of MOS transistors are selected from a first netlist of a circuit (1002). For example,MOS transistors circuit 215 and/orIC 210. Likewise,MOS transistor 810 may be selected from a netlist ofcircuit 215 and/orIC 210. -
MOS transistors MOS transistor 211 andMOS transistor 212, respectively. These one or more parameters associated may include the channel lengths ofMOS transistor 211 and/orMOS transistor 212. These one or more parameters may include other parameters or variables associated withMOS transistor 211 and/orMOS transistor 212 such as a tag that is associated with one or more ofMOS transistor 211 and/orMOS transistor 212. -
MOS transistors MOS transistor 211 and/orMOS transistor 212. The sensitivity of a circuit output associated with each ofMOS transistor 211 and/orMOS transistor 212 may be based on a sensitivity of the circuit output to the degradation of parameters or the degradation of the characteristic parameters ofMOS transistor 211 and/orMOS transistor 212. In other words, for example, if a circuit output is particularly sensitive to saturation current degradation inMOS transistor 211, but not to degradation of the saturation current ofMOS transistor 212, then the sensitivity associated withMOS transistor 211 may be used as the basis for selectingMOS transistor 211. - A second netlist of the circuit is created. In the second netlist, each of the selected plurality of MOS transistors is replaced with at least two MOS transistors in series. This includes having a first and second transistor in series in place of a first MOS transistor of the selected plurality of MOS transistors (1004). For example, a second netlist corresponding to
circuit 215 may be created that hasMOS transistors 831 and 832 (and/or 833), in series, in place of aMOS transistor 810. - The circuit is simulated using the second netlist (1006). For example,
circuit 215 may be simulated using a netlist that hasMOS transistors 831 and 832 (and/or 833), in series, in place of aMOS transistor 810. Based on the results of the simulation, a first degraded parameter associated with the first transistor and a second degraded parameter associated with the second transistor are determined. For example, based on the results of the simulation, degraded values for the threshold voltages (Vth) and/or saturation current (Idsat) may be determined for MOS transistor 830 and MOS transistor 831 (and/or MOS transistor 833). The first degraded parameter associated with the first transistor and the second degraded parameter associated with the second transistor may be different. For example, each of the degraded parameters associated with MOS transistors 831-833 may be different because V1, V2, and V3 had different values during all or part of the simulation(s). - A third netlist of the circuit is created. This third netlist has the same circuit topology as the second netlist. The third netlist uses the first degraded parameters for the first transistor and the second degraded parameters for the second transistor (1010). For example, a third netlist corresponding to
circuit 215 may be created that hasMOS transistors 831 and 832 (and/or 833), in series, in place of aMOS transistor 810 and uses degraded parameters forMOS transistors 831 and 832 (and/or 833). These degraded parameters may be degraded values for the threshold voltages (Vth) and/or saturation current (Idsat) and/or carrier mobility of MOS transistor 830 and MOS transistor 831 (and/or MOS transistor 833). - The circuit is simulated using the third netlist (1012). This simulation may be used to determine whether the circuit will function properly, or at a desired frequency/speed, with one or more MOS transistors in the circuit in a degraded condition. This simulation may be used to determine an expected lifetime of the circuit and/or integrated circuit.
-
FIG. 11 is a diagram illustrating using the entire dielectric area of chip in time dependent dielectric breakdown checking.FIG. 11 includes an illustration ofintegrated circuit 1110. Integratedcircuit 1110 may be, or have the design and/or circuits asintegrated circuit 210. Integratedcircuit 1110 is shown includingcircuit 1111,circuit 1112, andcircuit 1113. Integratedcircuit 1110 may include additional circuits. In an embodiment, all, or substantially all of the gate area of all of the circuits 1110-1113 in integratedcircuit 1110 are summed together to produce a total gate area for the entire (or substantially entire) integratedcircuit 1110. This is illustrated inFIG. 11 bycircuit 1120. - The total gate area of
integrated circuit 1110 is input to the time dependent dielectric breakdown (TDDB)equation 1130.Simulation parameters 1121 such as temperature, voltage, time, etc. are also input to time dependentdielectric breakdown equation 1130. Time dependentdielectric breakdown equation 1130 is used to produce an expected time dependentdielectric breakdown lifetime 1140. -
FIG. 12 is a flowchart illustrating a method of checking for reliability problems related to time dependent dielectric breakdown. The steps illustrated inFIG. 12 may be performed on, or for, one or more elements ofIC 210, orIC 1110. A circuit or integrated circuit design is simulated (1202). For example, a simulation ofcircuit 215,IC 210, orIC 1110, or one of their elements may be simulated in order to provide input parameters for a time dependent dielectric breakdown analysis (equation). - The total gate area for an entire (or substantially entire) integrated circuit is calculated (1204). For example, the gate area for all of the MOS transistors in the design of
IC 210 orIC 1110 may be determined. An example of a substantially entire gate area is the sum of areas that result in the output of the time dependent dielectric breakdown analysis yielding results that are within 0% to 10% of the exact result. - A time dependent dielectric breakdown lifetime is calculated (1206). For example, an expected lifetime, based on TDDB, for
IC 210 orIC 1110 may be determined using a TDDB equation and the results obtained insteps step 1206 may be based on an operating temperature used in the simulation instep 1202. The TDDB lifetime may be further based on a simulated value for a gate voltage associated with the individual transistors used in the TDDB calculation. For example, the TDDB lifetime obtained instep 1206 may be based on a gate voltage obtained from a transistor in the simulation instep 1202. - The TDDB lifetime may be further combined with results from other reliability checks and/or calculations. For example, an expected lifetime of an MOS transistor in
IC 210 may be determined based on gate-to-bulk voltage(s) (Vgb), a temperature parameter (T), the length of the channel of the MOS transistor (L), a determined to gate-to-source voltage (Vgs), and, a determined drain-to-source (Vds) voltage that are obtained from the simulation results. This expected lifetime may be used in combination with the TDDB lifetime obtained instep 1206 to determine an expected lifetime of theintegrated circuit 210. If the expected lifetime of the integrated circuit, either due to TDDB or the expected lifetime of the MOS transistor, or both, is less than a predetermined lifetime, the design ofintegrated circuit 210 may be modified. -
FIG. 13 is a flowchart illustrating a method of determining an expected lifetime of an integrated circuit. The steps illustrated inFIG. 13 may be performed on, or for, one or more elements ofIC 210, orIC 1110. A first total MOS transistor gate area having a first gate dielectric thickness is determined (1302). This total may be for the entire (or substantially entire) area in an integrated circuit having a gate dielectric of this first thickness. For example, the total gate area for all of the MOS transistors having a first gate dielectric thickness in the design ofIC 210 orIC 1110 may be determined. - Optionally, a second total MOS transistor gate area having a second gate dielectric thickness is determined (1306). This total may be for the entire (or substantially entire) area in an integrated circuit having a gate dielectric of this second thickness. For example, the total gate area for all of the MOS transistors having a second gate dielectric thickness in the design of
IC 210 orIC 1110 may be determined. - Based on the first total MOS transistor gate area having a first gate dielectric thickness, a gate-to-bulk voltage(s) (Vgb), a temperature parameter (T), the length of the channel of the MOS transistor (L), a determined to gate-to-source voltage (Vgs), and, a determined drain-to-source (Vds) voltage, an expected lifetime of a first MOS transistor is determined (1310). For example, an expected lifetime of the first MOS transistor in
IC 210 orIC 1110 may be calculated according the equation and pseudo-code given in Table 1. - Based on the expected lifetime of the first MOS transistor, and (if applicable) the expected lifetime of a second MOS transistor having the second gate dielectric thickness, an expected lifetime of the integrated circuit is determined. For example, based on the lifetime calculated in
step 1310, and a total gate area having a second dielectric thickness, an expected lifetime forIC 210 orIC 1110 may be calculated. If the expected lifetime forIC 210 orIC 1110 is less than a predetermined lifetime, the design ofIC 210 orIC 1110, respectively, may be modified. -
FIG. 14 is a flowchart illustrating a method of determining an expected lifetime based on threshold voltage changes caused by back bias voltage. The steps illustrated inFIG. 14 may be performed on, or for, one or more elements ofIC 210. A circuit is simulated (1402). For example,circuit 215 may be simulated in order to provide results and/or information that may be used for reliability checks and/or processes.Steps step 1402, a changed Vth forMOS transistor 211 may be calculated. Based on the changed threshold voltage, an effective gate-to-source (Vgs) voltage may be determined (1406). For example, based on the Vth obtained instep 1404, an effective Vgs for use in reliability checks or equations may be calculated - For example, a reliability equation/calculation for the expected lifetime before failure of an MOS transistor due to hot carrier injection (HCI) effects that is based on bulk-to-source voltage (Vbs), drain-to-source (Vds) voltage, and gate-to-source voltage Vgs is given. In Table 1, the constants B1-B15 are fabrication processed dependent and are determined by reliability measurements on test devices and/or circuits.
-
TABLE 2 Lifetime = B1*exp(B2/max(Vds,B3)−B4/T−B5/(B6*L)−B7*ln(min(B8,max(B9,Vgs− B10*sqrt(max(B11,B12−Vbs)))/max(B13,Vds)))+(Vbs<0?−B14*Vbs*Vbs−B15*Vbs:0.0) Where: Vgs is the gate-to-source voltage; Vbs is the gate-to-bulk voltage; Vds is the drain-to-source voltage; T is temperature; and, L is the length of the device's gate. - The circuit simulation results are used to determine a cumulative lifetime (1410). For example, the circuit simulation results may be used to calculate an overall lifetime of
MOS transistor 211 and/orcircuit 215. Voltage waveforms from a transient analysis circuit simulation can be used to calculate and report a cumulative lifetime. - Thus, it should be understood that while hot carrier injection degradation (and therefore circuit expected lifetime) depends on Vds to a first order, other voltage dependencies, such as Vgs and Vbs may be substantial. At high Vgs voltages, Vbs can have a negative effect on the reliability lifetime due to HCI effects. However, at low Vgs, Vbs can reduce the negative effects of HCI on the expected lifetime. Thus, by using a term that is based on the increase of threshold voltage (Vth) with Vbs (and possibly Vds), and using, e.g., Vgs-Vth in the overall equation, the accuracy of the equations/calculations that determine the effects (e.g., expected lifetime) of HCI are improved.
-
FIG. 15 is a flowchart illustrating a method of calculating an indicator of reliability associated with threshold voltage changes caused by back bias voltage. The steps illustrated inFIG. 15 may be performed on, or for, one or more elements ofIC 210. A circuit that has at least a first MOS transistor is simulated (1502). For example,circuit 215 may be simulated in order to provide results and/or information that may be used for reliability checks and/or processes. Based on the results of the simulation, a bulk-to-source voltage (Vbs) for the first MOS transistor is determined (1504). For example, the simulation results may be used to determine a Vbs voltage forMOS transistor 211. This Vbs may be based on the operating point of MOS transistor. The Vbs may be based on integrating a voltage (e.g., Vbs) over a transient analysis ofcircuit 215. - Based on the Vbs for the first MOS transistor, a threshold voltage (Vth) for the first MOS transistor is determined (1506). For example, a changed or degraded threshold voltage for
MOS transistor 211 may be calculated based on the Vbs calculated instep 1504. Based on the threshold voltage (Vth), determine an effective gate-to-source voltage (Vgs) for the first MOS transistor (1508). For example, based on the Vth obtained forMOS transistor 211, an effective Vgs for use in reliability checks ofMOS transistor 211 and/orcircuit 215 may be calculated. Based on the effective gate-to-source voltage (Vgs), a reliability indicator of the first MOS transistor is calculated (1510). For example, based on the effective Vgs obtained instep 1508, the degradation of saturation current (Idsat) expected over a period of time forMOS transistor 211 and/or its effects oncircuit 215 may be calculated. - In some embodiments, the threshold voltage (Vth) obtained in
step 1506 may be further based on a drain-to-source voltage (Vds). For example, the threshold voltage calculated forMOS transistor 211 may be based on both Vbs and Vds obtained from the simulation instep 1502. - In an embodiment, an expected lifetime of the first MOS transistor may be calculated based on gate-to-bulk voltage(s) (Vgb), a temperature parameter (T), the length of the channel of the MOS transistor (L), a determined effective gate-to-source voltage (Vgs), and, a drain-to-source (Vds) voltage that are obtained from the simulation results in
step 1502. For example, an expected lifetime of the first MOS transistor may be calculated using the equation in Table 1 and the simulation results associated withcircuit 215, andMOS transistor 211, in particular. The expected lifetime of the first MOS transistor may be combined with the expected lifetime of a second MOS transistor and the reliability indicator of the first MOS transistor to determine an expected lifetime of an integrated circuit. For example, the expected lifetime of the first MOS transistor calculated using the equation in Table 1 may be combined with the expected lifetime of a second transistor calculated using any of the techniques described herein and the reliability indicator determined instep 1510 to determine an expected lifetime ofintegrated circuit 210. -
FIG. 16 is a flowchart illustrating a method of determining an expected lifetime of an integrated circuit. The steps illustrated inFIG. 16 may be performed on, or for, one or more elements ofIC 210. A circuit having at least a first MOS transistor is simulated (1602). For example,circuit 215 may be simulated in order to provide results and/or information that may be used for reliability checks and/or processes. An expected lifetime of a first MOS transistor that is based on gate-to-bulk voltage (Vgb), a temperature parameter, the length of the channel of the first MOS transistor, a determined effective gate-to-source voltage (Vgs), and a drain-to-source voltage is determined (1604). For example, an expected lifetime of the first MOS transistor may be calculated using the equation in Table 1 and the simulation results associated withcircuit 215, andMOS transistor 211, in particular. - Based on the results of the simulation, a bulk-to-source voltage (Vbs) for the first MOS transistor is determined (1606). For example, the simulation results may be used to determine a Vbs voltage for
MOS transistor 211. This Vbs may be based on the operating point of MOS transistor. The Vbs may be based on integrating a voltage (e.g., Vbs) over a transient analysis ofcircuit 215. - Based on the Vbs for the first MOS transistor, a threshold voltage (Vth) for the first MOS transistor is determined (1608). For example, a changed or degraded threshold voltage for
MOS transistor 211 may be calculated based on the Vbs calculated instep 1504. Based on the threshold voltage (Vth), determine an effective gate-to-source voltage (Vgs) for the first MOS transistor (1610). For example, based on the Vth obtained forMOS transistor 211, an effective Vgs for use in reliability checks ofMOS transistor 211 and/orcircuit 215 may be calculated. - Based on the effective Vgs, a second expected lifetime of the first MOS transistor is calculated (1612). For example, a second expected lifetime of the first MOS transistor may be calculated using the equation given in Table 2. Based on the first expected lifetime and the second expected lifetime, calculate and expected lifetime of an integrated circuit (1614). For example, based on the expected lifetime of
MOS transistor 211 calculated instep 1604, and the expected lifetime ofMOS transistor 211 calculated instep 1612, and expected lifetime forintegrated circuit 210 may be determined. If the expected lifetime of the integrated circuit is less than a predetermined lifetime, the design of the integrated circuit may be modified. The second expected lifetime may be based on a reliability indicator of the first MOS transistor. For example, the second expected lifetime may be based on the degradation of saturation current (Idsat) expected over a period of time forMOS transistor 211 and/or its effects oncircuit 215. -
FIG. 17 is a flowchart illustrating a method of determining an expected lifetime of an integrated circuit. The steps illustrated inFIG. 17 may be performed on, or for, one or more elements ofIC 210. Saturation current (Idsat) degradation versus gate-to-source voltage (Vgs) and drain-to-source voltage (Vds) is characterized (1702). For example, for the integrated circuit fabrication process that is to produceIC 210, the degradation of the MOS transistor characteristic parameter Idsat when MOS transistors fabricated in this process are exposed to various gate-to-source voltages, drain-to-source voltages, and/or ratios of Vgs/Vds, for various lengths of time and at various temperatures, is measured. These measurements may be plotted to form saturation current degradation curves. - The saturation current degradation curves are fit to determine an expected lifetime equation that is dependent on Vgs (1704). For example, the measured saturation current data points versus Vgs and/or Vds may be fit to a linear, power-law, or exponential curve. In another example, the measured saturation current data points versus Vgs divided by Vds may be fit to a linear, power-law, or exponential curve. In another embodiment, the amount of time until the measured saturation current data points degrades by a predetermined amount versus Vgs, Vds and/or Vgs divided by Vds, may be fit to a linear, power-law, or exponential curve. These fit curves may be used to produce equations that relate, for example, Vgs, Vas, and/or Vgs divided by Vds, to Idsat, Idsat degradation, and/or the expected lifetime of an MOS transistor.
- A circuit is simulated (1706). For example,
circuit 215 may be simulated in order to provide results and/or information that may be used for reliability checks and/or processes. These reliability checks and/or processes may provide input(s) to the curves/equations developed instep 1704. Based on the results of the simulation, an expected lifetime of an MOS transistor that is based on Vgs is determined (1708). For example, based on the results of a simulation ofcircuit 215, an expected lifetime forMOS transistor 211 may be determined from one or more curves and/or equations developed instep 1704. If the expected lifetime is less than a lifetime limit, a warning message is generated (1710). For example, if the expected lifetime ofMOS transistor 211 is less than a predetermined lifetime (e.g., 10 years), a warning message can be generated. In response to the warning message, or in response to the expected lifetime ofMOS transistor 211 being less than a predetermined lifetime, the design ofcircuit 215 may be modified. - The curves developed in
step 1704 may be fit for more than one region of Vgs, Vds, and/or Vgs divided by Vds. For example, a second expected lifetime equation may be developed. The first expected lifetime equation may be used for a first range of Vgs values while the second expected lifetime equation is used for a second range of Vgs values. In other words, the first expected lifetime equation may be used for Vgs<VEQ1, and the second expected lifetime equation is used for Vgs>VEQ1, where VEQ1 is a predetermined value. The expected lifetime(s) may also be adjusted to account for bias temperature instability (BTI) such that the degradation from BTI is not double counted in the lifetime equation (s) and/or the expected lifetime(s). -
FIG. 18 is a flowchart illustrating a method of checking for gate voltage and drain voltage dependent saturation current degradation reliability problems. The steps illustrated inFIG. 18 may be performed on, or for, one or more elements ofIC 210. For an MOS integrated circuit fabrication process, a dependence of a saturation current (Idsat) degradation versus gate voltage (Vgs) is measured (1802). For example, for the integrated circuit fabrication process that is to produceIC 210, the degradation of the MOS transistor characteristic parameter Idsat when MOS transistors fabricated in this process are exposed to various gate-to-source voltages for various lengths of time and at various temperatures, is measured. These measurements may be plotted to form saturation current degradation versus Vgs curves. - For the MOS integrated circuit fabrication process, a dependence of a saturation current (Idsat) degradation versus drain voltage (Vds) is measured (1804). For example, for the integrated circuit fabrication process that is to produce
IC 210, the degradation of the MOS transistor characteristic parameter Idsat when MOS transistors fabricated in this process are exposed to various drain-to-source voltages for various lengths of time and at various temperatures, is measured. These measurements may be plotted to form saturation current degradation versus Vds curves. - The measured data points are fit to of an amount of time until a threshold degradation occurs versus Vgs divided by Vds to determine a first expected lifetime equation that is based on Vgs (1806). For example, the amount of time until the measured saturation current data points reach a threshold amount of degradation (e.g., 10%) versus Vgs divided by Vds may be fit to a linear, power-law, or exponential curve. This curve fit may be used produce an equation that relates, for example, Vgs divided by Vds, the expected lifetime of an MOS transistor.
- A circuit having at least a first MOS transistor is simulated (1808). For example,
circuit 215, which includesMOS transistor 211, may be simulated in order to provide results and/or information that may be used for reliability checks and/or processes. These reliability checks and/or processes may provide input(s) to the curves/equations developed instep 1806. - Based on the results of the simulation of the circuit, and the first expected lifetime equation that is based on Vgs, a first expected lifetime for the first MOS transistor is determined (1810). For example, a first expected lifetime for
MOS transistor 211 may be calculated from the simulation results obtained in step 1808 (which provides Vgs values) and the equation developed instep 1806. - If the first expected lifetime for the first MOS transistor is less than a lifetime limit, a warning message is generated. For example, if the expected lifetime of
MOS transistor 211 is less than a predetermined lifetime (e.g., 10 years), a warning message can be generated. In response to the warning message, or in response to the expected lifetime ofMOS transistor 211 being less than a predetermined lifetime, the design ofintegrated circuit 210 may be modified. - The curve developed in
step 1806 may be fit for more than one region of Vgs. For example, a second expected lifetime equation may be developed. The first expected lifetime equation may be used for a first range of Vgs values while the second expected lifetime equation is used for a second range of Vgs values. In other words, the first expected lifetime equation may be used for Vgs<VEQ1, and the second expected lifetime equation is used for Vgs>VEQ2, where VEQ2 is a predetermined value. The second expected lifetime equation may be used to determine an expected lifetime for a second MOS transistor. For example, based on simulation results that indicateMOS transistor 212 will be have Vgs>VEQ2, the second expected lifetime equation may be used to determine a second expected lifetime. If the expected lifetime ofMOS transistor 212 is less than a predetermined lifetime (e.g., 10 years), a warning message can be generated. The expected lifetime(s) may also be adjusted to account for bias temperature instability (BTI) such that the degradation from BTI is not double counted in the lifetime equation (s) and/or the expected lifetime(s). - Another expected lifetime of the first MOS transistor may be determined based on Vgb, a temperature parameter, the length of the channel of the first MOS transistor, Vgs, and, Vds. For example, an expected lifetime of an MOS transistor in
IC 210 may be determined based on gate-to-bulk voltage(s) (Vgb), a temperature parameter (T), the length of the channel of the MOS transistor (L), a determined to gate-to-source voltage (Vgs), and, a determined drain-to-source (Vds) voltage that are obtained from the simulation results. This expected lifetime may be used in combination with the expected lifetime obtained instep 1810 to determine an expected lifetime of theintegrated circuit 210. If the expected lifetime of the integrated circuit, either due to the dependence of HCI on gate voltage, or the expected lifetime of the MOS transistor calculated instep 1810, or both, is less than a predetermined lifetime, the design ofintegrated circuit 210 may be modified. -
FIG. 19 is a flowchart illustrating a method of determining an expected lifetime of an integrated circuit. The steps illustrated inFIG. 19 may be performed on, or for, one or more elements ofIC 210. For an MOS integrated circuit fabrication process, a dependence of a saturation current (Idsat) degradation versus gate voltage (Vgs) is measured (1902). For example, for the integrated circuit fabrication process that is to produceIC 210, the degradation of the MOS transistor characteristic parameter Idsat when MOS transistors fabricated in this process are exposed to various gate-to-source voltages for various lengths of time and at various temperatures, is measured. These measurements may be plotted to form saturation current degradation versus Vgs curves. - For the MOS integrated circuit fabrication process, a dependence of a saturation current (Idsat) degradation versus drain voltage (Vds) is measured (1904). For example, for the integrated circuit fabrication process that is to produce
IC 210, the degradation of the MOS transistor characteristic parameter Idsat when MOS transistors fabricated in this process are exposed to various drain-to-source voltages for various lengths of time and at various temperatures, is measured. These measurements may be plotted to form saturation current degradation versus Vds curves. - The measured data points are fit to of an amount of time until a threshold degradation occurs versus Vgs divided by Vds to determine a first expected lifetime equation that is based on Vgs (1906). For example, the amount of time until the measured saturation current data points reach a threshold amount of degradation (e.g., 10%) versus Vgs divided by Vds may be fit to a linear, power-law, or exponential curve. This curve fit may be used produce an equation that relates, for example, Vgs divided by Vds, the expected lifetime of an MOS transistor.
- A circuit having at least a first MOS transistor is simulated (1908). For example,
circuit 215, which includesMOS transistor 211, may be simulated in order to provide results and/or information that may be used for reliability checks and/or processes. These reliability checks and/or processes may provide input(s) (such as Vgs and/or Vds) to the curves/equations developed in step 1906. - Based on the results of the simulation of the circuit, and the first expected lifetime equation that is based on Vgs, a first expected lifetime for the first MOS transistor is determined (1910). For example, a first expected lifetime for
MOS transistor 211 may be calculated from the simulation results obtained in step 1908 (which provides Vgs values) and the equation developed in step 1906. - Based on the results of the simulation, determine a second expected lifetime of the first MOS transistor based on gate-to-bulk voltage(s) (Vgb), a temperature parameter (T), the length of the channel of the MOS transistor (L), a determined to gate-to-source voltage (Vgs), and, a determined drain-to-source (Vds) voltage, an expected lifetime of a first MOS transistor is determined (1912). For example, an expected lifetime of the first MOS transistor in
IC 210 orIC 1110 may be calculated according the equation and pseudo-code given in Table 1 using variables obtained from the simulation performed instep 1908. - Based on the first expected lifetime for the first MOS transistor and the second expected lifetime for the first MOS transistor, determining a circuit expected lifetime (1914). For example, based on the expected lifetime of
MOS transistor 211 calculated instep 1910, and the expected lifetime ofMOS transistor 211 calculated instep 1912, an expected lifetime forcircuit 215 may be calculated. Based on the expected lifetime forcircuit 215, an expected lifetime forintegrated circuit 210 may be calculated. If the expected lifetime of the integrated circuit is less than a predetermined lifetime, the design of the integrated circuit may be modified. -
FIG. 20 is a flowchart illustrating a method of calculating a saturation current degradation due to measured effects of the interaction of bias temperature instability and hot carrier injection. The steps illustrated inFIG. 20 may be performed on, or for, one or more elements ofIC 210. Saturation current (Idsat) degradation caused by hot carrier injection (HCI) versus gate-to-source voltage (Vgs) is characterized (2002). For example, for the integrated circuit fabrication process that is to produceIC 210, the degradation of the MOS transistor characteristic parameter Idsat when MOS transistors fabricated in this process are exposed to various gate-to-source voltages, drain-to-source voltages, temperatures, etc., that cause degradation of Idsat due to hot carrier injection are measured. These measurements may be plotted to form saturation current degradation curves that correspond to degradation in Idsat caused by hot carrier injection. - Saturation current (Idsat) degradation caused bias temperature instability (BTI) versus gate-to-source voltage (Vgs) is characterized (2004). For example, for the integrated circuit fabrication process that is to produce
IC 210, the degradation of the MOS transistor characteristic parameter Idsat when MOS transistors fabricated in this process are exposed to various gate-to-source voltages, drain-to-source voltages, temperatures, etc., that cause degradation of Idsat due to bias temperature instability are measured. These measurements may be plotted to form saturation current degradation curves that correspond to degradation in Idsat caused by bias temperature instability. - An artificial hot carrier injection lifetime equation that is based on hot carrier injection degradation and bias temperature instability dependencies is determined (2006). For example, an artificial hot carrier injection lifetime equation may be determined by combining curve fitted equations to the measured data points from steps 2002 and 2004. For example, these curve fitted equations may be summed, subtracted, or fitted as a two-dimensional surface, as appropriate to determine an artificial hot carrier injection lifetime equation that does not double count degradation caused by bias temperature instability.
- A circuit is simulated (2008). For example,
circuit 215 may be simulated in order to provide results and/or information that may be used for reliability checks and/or processes. These reliability checks and/or processes may provide input(s) to the artificial hot carrier injection lifetime curves/equations developed instep 2006. Based on the results of the simulation, and on the artificial hot carrier injection lifetime equation, an Idsat degradation is determined for a first MOS transistor (2010). For example, based on the results of simulatingcircuit 215 instep 2008 providing input values to the artificial hot carrier injection equation developed instep 2006, a degradation of the saturation current and/or an expected lifetime of a first MOS transistor incircuit 215 is calculated. In this manner, the degradation caused by bias temperature instability is not double-counted when calculating, for example, the degradation of the saturation current and/or an expected lifetime ofMOS transistor 211. -
FIG. 21 is a flowchart illustrating a method of calculating an expected saturation current degradation. The steps illustrated inFIG. 21 may be performed on, or for, one or more elements ofIC 210. For an MOS integrated circuit fabrication process, a dependence of a saturation current (Idsat) degradation versus gate voltage (Vgs) that is indicative of Idsat degradation caused by hot carrier injection is measured (2102). For example, for the integrated circuit fabrication process that is to produceIC 210, the degradation of the MOS transistor characteristic parameter Idsat when MOS transistors fabricated in this process are exposed to various gate-to-source voltages, various lengths of time, various temperatures, etc. that cause hot carrier injection degradation of Idsat, is measured. These measurements may be plotted to form saturation current degradation caused by hot carrier injection versus Vgs curves. - For an MOS integrated circuit fabrication process, a dependence of a saturation current (Idsat) degradation versus gate voltage (Vgs) that is indicative of Idsat degradation caused by bias temperature instability is measured (2104). For example, for the integrated circuit fabrication process that is to produce
IC 210, the degradation of the MOS transistor characteristic parameter Idsat when MOS transistors fabricated in this process are exposed to various gate-to-source voltages, various lengths of time, various temperatures, etc. that cause bias temperature instability degradation of Idsat, is measured. These measurements may be plotted to form saturation current degradation caused by bias temperature instability versus Vgs curves. - An artificial HCI lifetime equation that is based on the second dependence subtracted from the first dependence is determined (2106). For example, an artificial hot carrier injection lifetime equation may be determined by subtracting a first curve fitted equation corresponding to the data measured in
steps 2104 from a first curve fitted equation corresponding to the data measured insteps 2102. - A circuit having at least a first MOS transistor is simulated (2108). For example,
circuit 215 may be simulated in order to provide results and/or information that may be used for reliability checks and/or processes. These reliability checks and/or processes may provide input(s) (such as Vgs and/or Vds) to the artificial hot carrier injection lifetime curves/equations developed instep 2106. Based on the results of the simulation, and on the artificial hot carrier injection lifetime equation, an Idsat degradation is determined for the first MOS transistor (2110). For example, based on the results of simulatingcircuit 215 instep 2108 providing input values to the artificial hot carrier injection equation developed instep 2106, a degradation of the saturation current and/or an expected lifetime of a first MOS transistor incircuit 215 is calculated. In this manner, the degradation caused by bias temperature instability is not double-counted when calculating, for example, the degradation of the saturation current and/or an expected lifetime ofMOS transistor 211. -
FIG. 22 is a flowchart illustrating a method of calculating an expected saturation current degradation. The steps illustrated inFIG. 21 may be performed on, or for, one or more elements ofIC 210. An artificial HCI lifetime equation that is based on a first dependence of a saturation current (Idsat) degradation caused by hot carrier injection (HCI) versus gate voltage (Vgs) and a second dependence of the saturation current (Idsat) degradation caused by bias temperature instability (BTI) versus gate voltage (Vgs) is determined (2202). For example, based on measurements of Idsat degradations caused by HCI and BTI versus Vgs, on MOS transistors fabricated in the process to be used to fabricatecircuit 215, an artificial HCI lifetime equation can be calculated. - A circuit having at least a first MOS transistor is simulated (2204). For example,
circuit 215 may be simulated in order to provide results and/or information that may be used for reliability checks and/or processes. These reliability checks and/or processes may provide input(s) to the artificial hot carrier injection lifetime curve/equation developed instep 2202. Based on the results of the simulation of the circuit, and on the artificial hot carrier injection lifetime equation, an Idsat degradation is determined for the first MOS transistor (2206). For example, based on the results of simulatingcircuit 215 instep 2204 providing input values to the artificial hot carrier injection equation developed instep 2202, a degradation of the saturation current and/or an expected lifetime of a first MOS transistor (e.g., MOS transistor 211) incircuit 215 is calculated. - Based on the results of the simulation of the circuit, and on the artificial hot carrier injection lifetime equation, first expected lifetime is determined for the first MOS transistor (2208). For example, based on the results of simulating
circuit 215 instep 2204 providing input values to the artificial hot carrier injection equation developed instep 2202, an expected lifetime for the first MOS transistor (e.g., MOS transistor 211) incircuit 215 is calculated. A second expected lifetime of the first MOS transistor based on gate-to-bulk voltage(s) (Vgb), a temperature parameter (T), the length of the channel of the MOS transistor (L), a determined to gate-to-source voltage (Vgs), and, a determined drain-to-source (Vds) voltage, an expected lifetime of a first MOS transistor is determined based on the results of the simulation (2210). For example, an expected lifetime of the first MOS transistor inIC 210 may be calculated according the equation and pseudo-code given in Table 1 using variables obtained from the simulation performed instep 2204. - The first expected lifetime for the first MOS transistor and the second expected lifetime for the first MOS transistor, may be used to calculate a circuit expected lifetime. For example, based on the expected lifetime of
MOS transistor 211 calculated instep 2208, and the expected lifetime ofMOS transistor 211 calculated instep 2210, an expected lifetime forcircuit 215 may be calculated. Based on the expected lifetime forcircuit 215, an expected lifetime forintegrated circuit 210 may be calculated. If the expected lifetime of the integrated circuit is less than a predetermined lifetime, the design of the integrated circuit may be modified. -
FIG. 23 is a flowchart illustrating a method of calculating saturation current recovery from bias temperature instability. The steps illustrated inFIG. 23 may be performed on, or for, one or more elements ofIC 210. A circuit is simulated (2302). For example,circuit 215 may be simulated in order to provide results and/or information that may be used for reliability checks and/or processes. The amount of time the gate-to-source voltage of a MOS transistor is above a recovery voltage is summed (2304). For example, a transient analysis ofcircuit 215 may be performed instep 2302. The results of this transient analysis may be used to determine when, and for how long, the gate-to-source voltage ofMOS transistor 211 is above a predetermined recovery voltage (Vrec). - A stress duty cycle is calculated (2306). For example, the amount of time the gate-to-source voltage of
MOS transistor 211 is above the predetermined recovery voltage (Vrec) divided by the total time represented by the simulation may be used to determine a stress duty cycle. The stress duty cycle is indicative of the percentage of time that a MOS transistor is being stressed and therefore being degraded. At the other times (i.e., when the gate-to-source voltage ofMOS transistor 211 is below Vrec), the MOS transistor may be recovering. In other words, when the gate-to-source voltage ofMOS transistor 211 is below Vrec, the degradations caused by the gate-to-bulk voltage ofMOS transistor 211 being above Vrec are, at least partially, being reversed. - A degradation recovery fraction is assigned base on the stress duty cycle (2308). For example, a degradation recovery fraction may be assigned to
MOS transistor 211 based on the calculated stress duty cycle assigned toMOS transistor 211 instep 2306. A degradation is calculated based on the degradation during the entire time and the recovery fraction (2310). For example, based on a degradation calculated forMOS transistor 211, and the recovery fraction assigned toMOS transistor 211 instep 2308, a new degradation is calculated. This new degradation is typically less than the original degradation. -
FIG. 24 is a flowchart illustrating a method of determining a saturation current degradation. The steps illustrated inFIG. 24 may be performed on, or for, one or more elements ofIC 210. For an MOS integrated circuit fabrication process, a first dependence of a saturation current (Idsat) degradation versus gate voltage (Vgs) at a level that causes Idsat degradation by bias temperature instability is measured (2402). For example, for the integrated circuit fabrication process that is to produceIC 210, the degradation of the MOS transistor characteristic parameter Idsat when MOS transistors fabricated in this process are exposed to various gate-to-source voltages that cause bias temperature instability degradation of Idsat, is measured. - For an MOS integrated circuit fabrication process, a second dependence of a saturation current (Idsat) recovery versus gate voltage (Vgs) at a level that causes Idsat recovery is measured (2404). For example, for the integrated circuit fabrication process that is to produce
IC 210, the recovery of the MOS transistor characteristic parameter Idsat when MOS transistors fabricated in this process are exposed to various gate-to-source voltages that cause recovery from bias temperature instability degradation of Idsat, is measured. - A recovery voltage threshold value is determined. The recovery voltage threshold is a value indicative of Vgs voltages below which BTI recovery occurs (2404). For example, for the integrated circuit fabrication process that is to produce
IC 210, a threshold voltage below which recovery of the MOS transistor characteristic parameter Idsat occurs can be determined. This threshold voltage can be determined from the measurements instep 2404. A circuit having at least a first MOS transistor is simulated (2406). For example,circuit 215 may be simulated in order to provide results and/or information that may be used for reliability checks and/or processes. - Based on the results of the simulation of the circuit, a BTI recovery factor is determined based on an amount of time the Vgs of the first MOS transistor is below the recovery voltage threshold value (2408). For example, a previously determined BTI degradation of
MOS transistor 211 can be reduced by an amount corresponding to a BTI recovery factor that corresponds to the amount of time the Vgs ofMOS transistor 211 spent below the recovery voltage threshold value (Vrec). - A stress time factor based on the amount of time the Vgs of the first MOS transistor is above the recovery voltage threshold value may also be determined. A recovery time factor based on the amount of time the Vgs of the first MOS transistor is below the recovery voltage threshold value may be determined. The BTI recovery factor may be based on both the stress time factor and the recovery time factor. The recovery voltage threshold value may be further based on temperature.
-
FIG. 25 is a flowchart illustrating a method of calculating a saturation current change. The steps illustrated inFIG. 25 may be performed on, or for, one or more elements ofIC 210. A recovery voltage threshold value based on a first dependence of an MOS transistor characteristic parameter degradation to gate voltage (Vgs) at a level that causes the MOS transistor characteristic parameter degradation by bias temperature instability (BTI) and a second dependence of the MOS transistor characteristic parameter to recover based on gate voltage being at below the recovery voltage threshold is determined (2502). For example, for the integrated circuit fabrication process that is to produceIC 210, a recovery voltage threshold value can be determined from various measurements of Idsat degradation and Idsat recovery versus Vgs. - A circuit having at least a first MOS transistor is simulated (2504). For example,
circuit 215 may be simulated in order to provide results and/or information that may be used for reliability checks and/or processes. - Based on the results of the simulation of the circuit, a BTI recovery factor is determined based on an amount of time the Vgs of the first MOS transistor is below the recovery voltage threshold value (2506). For example, a previously determined BTI degradation of
MOS transistor 211 can be reduced by an amount corresponding to a BTI recovery factor that corresponds to the amount of time the Vgs ofMOS transistor 211 spent below the recovery voltage threshold value (Vrec). - A stress time factor based on the amount of time the Vgs of the first MOS transistor is above the recovery voltage threshold value may also be determined. A recovery time factor based on the amount of time the Vgs of the first MOS transistor is below the recovery voltage threshold value may be determined. The BTI recovery factor may be based on both the stress time factor and the recovery time factor. The recovery voltage threshold value may be further based on temperature.
- The methods, circuits, systems and devices described above may be implemented in computer systems, or stored by computer systems. The circuits and integrated circuits described herein may be simulated on computer systems. The reliability checks and methods described herein may be run on computer systems. The methods and systems described above may also be stored on a non-transitory computer readable medium. The methods, devices, circuits, and systems described herein may be implemented using computer-aided design tools available in the art, and embodied by computer-readable files containing software descriptions of such circuits and devices. These software descriptions may be: behavioral, register transfer, logic component, transistor, and layout geometry-level descriptions. Moreover, the software descriptions may be stored on non-transitory storage media or communicated by carrier waves.
- Data formats in which such descriptions may be implemented include, but are not limited to: formats supporting behavioral languages like C, formats supporting register transfer level (RTL) languages like Verilog and VHDL, formats supporting geometry description languages (such as GDSII, GDSIII, GDSIV, CIF, and MEBES), and other suitable formats and languages. Moreover, data transfers of such files on machine-readable media may be done electronically over the diverse media on the Internet or, for example, via email. Note that physical files may be implemented on machine-readable media such as: 4 mm magnetic tape, 8 mm magnetic tape, 3½ inch floppy media, CDs, DVDs, and so on.
-
FIG. 26 illustrates a block diagram of a computer system.Computer system 2600 includescommunication interface 2620,processing system 2630,storage system 2640, anduser interface 2660.Processing system 2630 is operatively coupled tostorage system 2640.Storage system 2640stores software 2650 anddata 2670.Processing system 2630 is operatively coupled tocommunication interface 2620 anduser interface 2660.Computer system 2600 may comprise a programmed general-purpose computer.Computer system 2600 may include a microprocessor.Computer system 2600 may comprise programmable or special purpose circuitry.Computer system 2600 may be distributed among multiple devices, processors, storage, and/or interfaces that together comprise elements 2620-2670. -
Communication interface 2620 may comprise a network interface, modem, port, bus, link, transceiver, or other communication device.Communication interface 2620 may be distributed among multiple communication devices.Processing system 2630 may comprise a microprocessor, microcontroller, logic circuit, or other processing device.Processing system 2630 may be distributed among multiple processing devices.User interface 2660 may comprise a keyboard, mouse, voice recognition interface, microphone and speakers, graphical display, touch screen, or other type of user interface device.User interface 2660 may be distributed among multiple interface devices.Storage system 2640 may comprise a disk, tape, integrated circuit, RAM, ROM, EEPROM, flash memory, network storage, server, or other memory function.Storage system 2640 may include computer readable medium.Storage system 2640 may be distributed among multiple memory devices. -
Processing system 2630 retrieves and executessoftware 2650 fromstorage system 2640.Processing system 2630 may retrieve andstore data 2670.Processing system 2630 may also retrieve and store data viacommunication interface 2620.Processing system 2630 may create or modifysoftware 2650 ordata 2670 to achieve a tangible result.Processing system 2630 may controlcommunication interface 2620 oruser interface 2660 to achieve a tangible result. Processing system may retrieve and execute remotely stored software viacommunication interface 2620. -
Software 2650 and remotely stored software may comprise an operating system, utilities, drivers, networking software, and other software typically executed by a computer system.Software 2650 may comprise an application program, applet, firmware, or other form of machine-readable processing instructions typically executed by a computer system. When executed byprocessing system 2630,software 2650 or remotely stored software may directcomputer system 2600 to operate. - The foregoing description of the invention has been presented for purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise form disclosed, and other modifications and variations may be possible in light of the above teachings. The embodiment was chosen and described in order to best explain the principles of the invention and its practical application to thereby enable others skilled in the art to best utilize the invention in various embodiments and various modifications as are suited to the particular use contemplated. It is intended that the appended claims be construed to include other alternative embodiments of the invention except insofar as limited by the prior art.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/838,268 US20140095140A1 (en) | 2012-10-03 | 2013-03-15 | Bias-temperature instability reliability checks based on gate voltage threshold for recovery |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201261709237P | 2012-10-03 | 2012-10-03 | |
US13/838,268 US20140095140A1 (en) | 2012-10-03 | 2013-03-15 | Bias-temperature instability reliability checks based on gate voltage threshold for recovery |
Publications (1)
Publication Number | Publication Date |
---|---|
US20140095140A1 true US20140095140A1 (en) | 2014-04-03 |
Family
ID=50385995
Family Applications (7)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/837,723 Abandoned US20140095139A1 (en) | 2012-10-03 | 2013-03-15 | Hot-carrier injection reliability checks based on back bias effect on threshold voltage |
US13/837,561 Expired - Fee Related US8775994B2 (en) | 2012-10-03 | 2013-03-15 | Using entire area of chip in TDDB checking |
US13/837,348 Expired - Fee Related US8875070B2 (en) | 2012-10-03 | 2013-03-15 | Breaking up long-channel field effect transistor into smaller segments for reliability modeling |
US13/837,929 Abandoned US20140095126A1 (en) | 2012-10-03 | 2013-03-15 | Hot-carrier injection reliability checks based on gate voltage dependency |
US13/837,189 Abandoned US20140095138A1 (en) | 2012-10-03 | 2013-03-15 | Checking for high back-bias in long gate-length, high temperature cases |
US13/838,268 Abandoned US20140095140A1 (en) | 2012-10-03 | 2013-03-15 | Bias-temperature instability reliability checks based on gate voltage threshold for recovery |
US13/838,101 Abandoned US20140095127A1 (en) | 2012-10-03 | 2013-03-15 | Hot-carrier injection reliability checks based on bias temperature instability - hot carrier injection interaction |
Family Applications Before (5)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/837,723 Abandoned US20140095139A1 (en) | 2012-10-03 | 2013-03-15 | Hot-carrier injection reliability checks based on back bias effect on threshold voltage |
US13/837,561 Expired - Fee Related US8775994B2 (en) | 2012-10-03 | 2013-03-15 | Using entire area of chip in TDDB checking |
US13/837,348 Expired - Fee Related US8875070B2 (en) | 2012-10-03 | 2013-03-15 | Breaking up long-channel field effect transistor into smaller segments for reliability modeling |
US13/837,929 Abandoned US20140095126A1 (en) | 2012-10-03 | 2013-03-15 | Hot-carrier injection reliability checks based on gate voltage dependency |
US13/837,189 Abandoned US20140095138A1 (en) | 2012-10-03 | 2013-03-15 | Checking for high back-bias in long gate-length, high temperature cases |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/838,101 Abandoned US20140095127A1 (en) | 2012-10-03 | 2013-03-15 | Hot-carrier injection reliability checks based on bias temperature instability - hot carrier injection interaction |
Country Status (1)
Country | Link |
---|---|
US (7) | US20140095139A1 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140096094A1 (en) * | 2012-10-03 | 2014-04-03 | Lsi Corporation | Breaking up long-channel field effect transistor into smaller segments for reliability modeling |
US20140240032A1 (en) * | 2013-02-28 | 2014-08-28 | Huawei Technologies Co., Ltd. | Adaptive Voltage Scaling Method, Chip, and System |
US10157259B2 (en) | 2016-01-20 | 2018-12-18 | Samsung Electronics Co., Ltd. | Method and device for predicting reliability failure rate of semiconductor integrated circuit and method of manufacturing the semiconductor integrated circuit |
CN110135079A (en) * | 2019-05-20 | 2019-08-16 | 中国石油大学(华东) | A kind of macroscopical photoelastic evaluation method and system of offshore oil well control equipment |
US11774490B1 (en) * | 2019-07-02 | 2023-10-03 | Marvell Asia Pte Ltd | Real-time, in-situ reliability monitoring in an integrated circuit |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9239898B1 (en) * | 2014-07-14 | 2016-01-19 | Taiwan Semiconductor Manufacturing Company Ltd. | Circuit simulation with rule check for device |
US9460806B2 (en) * | 2014-12-05 | 2016-10-04 | Globalfoundries Inc. | Method for creating an OTPROM array possessing multi-bit capacity with TDDB stress reliability mechanism |
US10002810B2 (en) | 2015-06-25 | 2018-06-19 | International Business Machines Corporation | On-chip combined hot carrier injection and bias temperature instability monitor |
US10013523B2 (en) * | 2016-03-29 | 2018-07-03 | Mentor Graphics Corporation | Full-chip assessment of time-dependent dielectric breakdown |
CN106354692B (en) * | 2016-08-30 | 2019-05-03 | 工业和信息化部电子第五研究所 | On piece TDDB degeneration monitoring and early warning failure circuit towards SoC |
US9953727B1 (en) * | 2017-02-10 | 2018-04-24 | Globalfoundries Inc. | Circuit and method for detecting time dependent dielectric breakdown (TDDB) shorts and signal-margin testing |
US10621386B1 (en) * | 2017-03-20 | 2020-04-14 | Cadence Design Systems, Inc. | Method of bias temperature instability calculation and prediction for MOSFET and FinFET |
CN111448747B (en) * | 2017-12-22 | 2023-09-08 | 新电元工业株式会社 | Power module |
US10901023B2 (en) | 2018-08-09 | 2021-01-26 | Nxp B.V. | Apparatuses and methods involving adjustable circuit-stress test conditions for stressing regional circuits |
CN111381139B (en) * | 2018-12-29 | 2022-04-26 | 长鑫存储技术有限公司 | Semiconductor device testing method and semiconductor device testing system |
US10964598B2 (en) | 2019-07-18 | 2021-03-30 | Globalfoundries U.S. Inc. | Methods of forming source/drain regions of a FinFET device and the resulting structures |
CN113742795A (en) | 2020-05-27 | 2021-12-03 | 台湾积体电路制造股份有限公司 | Method for authenticating security level of semiconductor memory in integrated circuit |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6526545B1 (en) * | 2000-08-07 | 2003-02-25 | Vanguard International Semiconductor Corporation | Method for generating wafer testing program |
US20100097091A1 (en) * | 2008-10-16 | 2010-04-22 | Jiaw-Ren Shih | Methodology for Bias Temperature Instability Test |
US20100250223A1 (en) * | 2009-03-25 | 2010-09-30 | Kabushiki Kaisha Toshiba | Semiconductor circuit deterioration simulation method and computer program medium |
US20110102005A1 (en) * | 2009-11-02 | 2011-05-05 | International Business Machines Corporation | On-Chip Accelerated Failure Indicator |
US20120179943A1 (en) * | 2011-01-06 | 2012-07-12 | International Business Machines Corporation | Method for information transfer in a voltage-driven intelligent characterization bench for semiconductor |
US20120179410A1 (en) * | 2011-01-06 | 2012-07-12 | International Business Machines Corporation | Voltage driver for a voltage-driven intelligent characterization bench for semiconductor |
US20120182079A1 (en) * | 2011-01-19 | 2012-07-19 | International Business Machines Corporation | Monitoring negative bias temperature instability (nbti) and/or positive bias temperature instability (pbti) |
US20120235702A1 (en) * | 2011-03-16 | 2012-09-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Split gate structure and method of using same |
US20140013131A1 (en) * | 2012-07-09 | 2014-01-09 | International Business Machines Corporation | Power napping technique for accelerated negative bias temperature instability (nbti) and/or positive bias temperature instability (pbti) recovery |
US20140095127A1 (en) * | 2012-10-03 | 2014-04-03 | Lsi Corporation | Hot-carrier injection reliability checks based on bias temperature instability - hot carrier injection interaction |
US8756559B2 (en) * | 2012-10-31 | 2014-06-17 | Freescale Semiconductor, Inc. | Systems and methods for determining aging damage for semiconductor devices |
Family Cites Families (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6055366A (en) * | 1998-02-23 | 2000-04-25 | Advanced Micro Devices, Inc. | Methods and apparatus to perform high voltage electrical rule check of MOS circuit design |
US6314390B1 (en) * | 1998-11-30 | 2001-11-06 | International Business Machines Corporation | Method of determining model parameters for a MOSFET compact model using a stochastic search algorithm |
US6633177B1 (en) * | 1999-06-02 | 2003-10-14 | Matsushita Electric Industrial Co., Ltd | Method of predicting lifetime of semiconductor integrated circuit and method for reliability testing of the circuit |
US7292968B2 (en) * | 2000-09-29 | 2007-11-06 | Cadence Design Systems, Inc. | Hot carrier circuit reliability simulation |
US7567891B1 (en) * | 2000-09-29 | 2009-07-28 | Cadence Design Systems, Inc. | Hot-carrier device degradation modeling and extraction methodologies |
US6487701B1 (en) * | 2000-11-13 | 2002-11-26 | International Business Machines Corporation | System and method for AC performance tuning by thereshold voltage shifting in tubbed semiconductor technology |
JP3820172B2 (en) * | 2002-03-26 | 2006-09-13 | 松下電器産業株式会社 | Semiconductor device lifetime estimation method and reliability simulation method |
US6825684B1 (en) * | 2002-06-10 | 2004-11-30 | Advanced Micro Devices, Inc. | Hot carrier oxide qualification method |
JP4214775B2 (en) * | 2002-12-19 | 2009-01-28 | ソニー株式会社 | Semiconductor device characteristic simulation method and semiconductor device characteristic simulator |
US6933731B2 (en) * | 2003-10-17 | 2005-08-23 | Texas Instruments Incorporated | Method and system for determining transistor degradation mechanisms |
US20050144576A1 (en) * | 2003-12-25 | 2005-06-30 | Nec Electronics Corporation | Design method for semiconductor circuit device, design method for semiconductor circuit, and semiconductor circuit device |
JP2005259778A (en) * | 2004-03-09 | 2005-09-22 | Matsushita Electric Ind Co Ltd | Method of simulating reliability of semiconductor device |
US7458041B2 (en) * | 2004-09-30 | 2008-11-25 | Magma Design Automation, Inc. | Circuit optimization with posynomial function F having an exponent of a first design parameter |
CN100389484C (en) * | 2004-12-30 | 2008-05-21 | 鸿富锦精密工业(深圳)有限公司 | System and method for picking up parameters of MOS field effect tube |
US7106088B2 (en) * | 2005-01-10 | 2006-09-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of predicting high-k semiconductor device lifetime |
JP2007103919A (en) * | 2005-09-07 | 2007-04-19 | Seiko Epson Corp | Simulation apparatus, simulation method, simulation program, memory medium, and semiconductor device |
US7844926B1 (en) * | 2006-01-31 | 2010-11-30 | Oracle America, Inc. | Specification window violation identification with application in semiconductor device design |
JP5020562B2 (en) * | 2006-07-25 | 2012-09-05 | 株式会社 液晶先端技術開発センター | SIMULATION DEVICE, SIMULATION METHOD, AND SEMICONDUCTOR DEVICE MANUFACTURING METHOD |
US8099269B2 (en) * | 2007-10-09 | 2012-01-17 | Globalfoundries Inc. | Two-step simulation methodology for aging simulations |
US7750400B2 (en) * | 2008-08-15 | 2010-07-06 | Texas Instruments Incorporated | Integrated circuit modeling, design, and fabrication based on degradation mechanisms |
KR101478554B1 (en) * | 2008-10-02 | 2015-01-06 | 삼성전자 주식회사 | Method for producing overshoot voltage supplied at transistor and gate insulation degradation analysis used the same |
JP2010108360A (en) * | 2008-10-31 | 2010-05-13 | Elpida Memory Inc | Simulation method, information processor, and program |
US7898277B2 (en) * | 2008-12-24 | 2011-03-01 | Agere Systems Inc. | Hot-electronic injection testing of transistors on a wafer |
US7952378B2 (en) * | 2008-12-31 | 2011-05-31 | Texas Instruments Incorporated | Tunable stress technique for reliability degradation measurement |
US8248095B2 (en) | 2009-10-30 | 2012-08-21 | Apple Inc. | Compensating for aging in integrated circuits |
US8120968B2 (en) * | 2010-02-12 | 2012-02-21 | International Business Machines Corporation | High voltage word line driver |
JP2011215749A (en) * | 2010-03-31 | 2011-10-27 | Renesas Electronics Corp | Method, program and apparatus for supporting designing of semiconductor device |
WO2011142066A1 (en) * | 2010-05-13 | 2011-11-17 | パナソニック株式会社 | Circuit simulation method and semiconductor integrated circuit |
US20120266123A1 (en) * | 2011-04-12 | 2012-10-18 | Texas Instruments Incorporated | Coherent analysis of asymmetric aging and statistical process variation in electronic circuits |
-
2013
- 2013-03-15 US US13/837,723 patent/US20140095139A1/en not_active Abandoned
- 2013-03-15 US US13/837,561 patent/US8775994B2/en not_active Expired - Fee Related
- 2013-03-15 US US13/837,348 patent/US8875070B2/en not_active Expired - Fee Related
- 2013-03-15 US US13/837,929 patent/US20140095126A1/en not_active Abandoned
- 2013-03-15 US US13/837,189 patent/US20140095138A1/en not_active Abandoned
- 2013-03-15 US US13/838,268 patent/US20140095140A1/en not_active Abandoned
- 2013-03-15 US US13/838,101 patent/US20140095127A1/en not_active Abandoned
Patent Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6526545B1 (en) * | 2000-08-07 | 2003-02-25 | Vanguard International Semiconductor Corporation | Method for generating wafer testing program |
US20100097091A1 (en) * | 2008-10-16 | 2010-04-22 | Jiaw-Ren Shih | Methodology for Bias Temperature Instability Test |
US20100250223A1 (en) * | 2009-03-25 | 2010-09-30 | Kabushiki Kaisha Toshiba | Semiconductor circuit deterioration simulation method and computer program medium |
US20110102005A1 (en) * | 2009-11-02 | 2011-05-05 | International Business Machines Corporation | On-Chip Accelerated Failure Indicator |
US20120179943A1 (en) * | 2011-01-06 | 2012-07-12 | International Business Machines Corporation | Method for information transfer in a voltage-driven intelligent characterization bench for semiconductor |
US20120179410A1 (en) * | 2011-01-06 | 2012-07-12 | International Business Machines Corporation | Voltage driver for a voltage-driven intelligent characterization bench for semiconductor |
US20120182079A1 (en) * | 2011-01-19 | 2012-07-19 | International Business Machines Corporation | Monitoring negative bias temperature instability (nbti) and/or positive bias temperature instability (pbti) |
US20120235702A1 (en) * | 2011-03-16 | 2012-09-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Split gate structure and method of using same |
US20140013131A1 (en) * | 2012-07-09 | 2014-01-09 | International Business Machines Corporation | Power napping technique for accelerated negative bias temperature instability (nbti) and/or positive bias temperature instability (pbti) recovery |
US9086865B2 (en) * | 2012-07-09 | 2015-07-21 | International Business Machines Corporation | Power napping technique for accelerated negative bias temperature instability (NBTI) and/or positive bias temperature instability (PBTI) recovery |
US20140095127A1 (en) * | 2012-10-03 | 2014-04-03 | Lsi Corporation | Hot-carrier injection reliability checks based on bias temperature instability - hot carrier injection interaction |
US8756559B2 (en) * | 2012-10-31 | 2014-06-17 | Freescale Semiconductor, Inc. | Systems and methods for determining aging damage for semiconductor devices |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140096094A1 (en) * | 2012-10-03 | 2014-04-03 | Lsi Corporation | Breaking up long-channel field effect transistor into smaller segments for reliability modeling |
US20140095138A1 (en) * | 2012-10-03 | 2014-04-03 | Lsi Corporation | Checking for high back-bias in long gate-length, high temperature cases |
US8875070B2 (en) * | 2012-10-03 | 2014-10-28 | Lsi Corporation | Breaking up long-channel field effect transistor into smaller segments for reliability modeling |
US20140240032A1 (en) * | 2013-02-28 | 2014-08-28 | Huawei Technologies Co., Ltd. | Adaptive Voltage Scaling Method, Chip, and System |
US9122483B2 (en) * | 2013-02-28 | 2015-09-01 | Huawei Technologies Co., Ltd. | Adaptive voltage scaling method, chip, and system |
US10157259B2 (en) | 2016-01-20 | 2018-12-18 | Samsung Electronics Co., Ltd. | Method and device for predicting reliability failure rate of semiconductor integrated circuit and method of manufacturing the semiconductor integrated circuit |
CN110135079A (en) * | 2019-05-20 | 2019-08-16 | 中国石油大学(华东) | A kind of macroscopical photoelastic evaluation method and system of offshore oil well control equipment |
US11922335B2 (en) | 2019-05-20 | 2024-03-05 | China University Of Petroleum (East China) | Method and system for evaluating macro resilience of offshore oil well control equipment |
US11774490B1 (en) * | 2019-07-02 | 2023-10-03 | Marvell Asia Pte Ltd | Real-time, in-situ reliability monitoring in an integrated circuit |
Also Published As
Publication number | Publication date |
---|---|
US20140096094A1 (en) | 2014-04-03 |
US8875070B2 (en) | 2014-10-28 |
US20140095127A1 (en) | 2014-04-03 |
US20140095138A1 (en) | 2014-04-03 |
US20140096098A1 (en) | 2014-04-03 |
US20140095126A1 (en) | 2014-04-03 |
US8775994B2 (en) | 2014-07-08 |
US20140095139A1 (en) | 2014-04-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8775994B2 (en) | Using entire area of chip in TDDB checking | |
US10514973B2 (en) | Memory and logic lifetime simulation systems and methods | |
Bernstein et al. | Electronic circuit reliability modeling | |
US8099269B2 (en) | Two-step simulation methodology for aging simulations | |
Li et al. | A new SPICE reliability simulation method for deep submicrometer CMOS VLSI circuits | |
KR20100037807A (en) | Method for producing overshoot voltage supplied at transistor and gate insulation degradation analysis used the same | |
Duan et al. | Key issues and solutions for characterizing hot carrier aging of nanometer scale nMOSFETs | |
Vaidyanathan et al. | Technology scaling effect on the relative impact of NBTI and process variation on the reliability of digital circuits | |
Sutaria et al. | Accelerated aging in analog and digital circuits with feedback | |
US8225257B2 (en) | Reducing path delay sensitivity to temperature variation in timing-critical paths | |
US20230341460A1 (en) | Integrated circuit workload, temperature, and/or sub-threshold leakage sensor | |
Gomez et al. | Selection of critical paths for reliable frequency scaling under BTI-aging considering workload uncertainty and process variations effects | |
US20170212165A1 (en) | Resistance measurement-dependent integrated circuit chip reliability estimation | |
Xuan | IC reliability simulator ARET and its application in design-for-reliability | |
KR20160110116A (en) | Systems, methods and computer program products for analyzing performance of semiconductor devices | |
KR100929726B1 (en) | Prediction Method of Substrate Current in High Voltage Devices | |
Cha et al. | The die-to-die calibrated combined model of negative bias temperature instability and gate oxide breakdown from device to system | |
Pan et al. | Lifetime yield optimization of analog circuits considering process variations and parameter degradations | |
Fan et al. | Advanced circuit reliability verification for robust design | |
JP2006140284A (en) | Method of reliability simulation of semiconductor device, and reliability simulator | |
JP2005079162A (en) | Performance simulation method of integrated circuit device | |
Zhong et al. | Efficient variation-aware delay fault simulation methodology for resistive open and bridge defects | |
KR100940413B1 (en) | A method for predicting a drain current in MOS transistor | |
Zhang et al. | Improvement of cell internal weak defects detection under process variation by optimizing test path and test pattern | |
Banerjee et al. | Analysis of systematic variation and impact on circuit performance |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: LSI CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WEIR, BONNIE E.;BANOO, KAUSAR;LEE, CYNTHIA;AND OTHERS;REEL/FRAME:030027/0935 Effective date: 20130315 |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG Free format text: PATENT SECURITY AGREEMENT;ASSIGNORS:LSI CORPORATION;AGERE SYSTEMS LLC;REEL/FRAME:032856/0031 Effective date: 20140506 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LSI CORPORATION;REEL/FRAME:035390/0388 Effective date: 20140814 |
|
AS | Assignment |
Owner name: LSI CORPORATION, CALIFORNIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039 Effective date: 20160201 Owner name: AGERE SYSTEMS LLC, PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039 Effective date: 20160201 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |