US20060203581A1 - Efficient method and computer program for modeling and improving static memory performance across process variations and environmental conditions - Google Patents
Efficient method and computer program for modeling and improving static memory performance across process variations and environmental conditions Download PDFInfo
- Publication number
- US20060203581A1 US20060203581A1 US11/077,313 US7731305A US2006203581A1 US 20060203581 A1 US20060203581 A1 US 20060203581A1 US 7731305 A US7731305 A US 7731305A US 2006203581 A1 US2006203581 A1 US 2006203581A1
- Authority
- US
- United States
- Prior art keywords
- program instructions
- parameters
- memory cell
- computing
- operational performance
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims abstract description 47
- 238000004590 computer program Methods 0.000 title claims abstract description 11
- 230000007613 environmental effect Effects 0.000 title abstract description 12
- 230000008569 process Effects 0.000 title abstract description 12
- 230000007334 memory performance Effects 0.000 title abstract description 4
- 230000003068 static effect Effects 0.000 title description 4
- 230000015654 memory Effects 0.000 claims abstract description 56
- 238000013461 design Methods 0.000 claims abstract description 55
- 230000035945 sensitivity Effects 0.000 claims abstract description 46
- 238000004458 analytical method Methods 0.000 claims abstract description 29
- 238000007619 statistical method Methods 0.000 claims description 10
- 230000009897 systematic effect Effects 0.000 claims description 7
- 238000004088 simulation Methods 0.000 claims description 6
- 238000009826 distribution Methods 0.000 abstract description 16
- 238000003491 array Methods 0.000 abstract 1
- 230000008859 change Effects 0.000 description 7
- 238000012545 processing Methods 0.000 description 5
- 230000009467 reduction Effects 0.000 description 4
- 238000003860 storage Methods 0.000 description 4
- 230000000694 effects Effects 0.000 description 3
- 230000003247 decreasing effect Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000004886 process control Methods 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 230000000295 complement effect Effects 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000012804 iterative process Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000005457 optimization Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 238000010206 sensitivity analysis Methods 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 238000012795 verification Methods 0.000 description 1
- 239000002699 waste material Substances 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2111/00—Details relating to CAD techniques
- G06F2111/08—Probabilistic or stochastic CAD
Definitions
- the present invention relates generally to memory circuit design methodologies and programs for designing digital memory circuits, and more particularly to a method and computer program for improving static memory performance across process variations and environmental conditions.
- SRAMS static random access memories
- memory cells are used in processor caches, registers and in some designs external to the system processors for fast access to data and program instructions.
- SRAM cell power supply voltages are highly desirable, as power dissipation and overall power requirements are dictated by the supply voltages used.
- lower supply voltages typical dictate lower performance levels in terms of cell read and write stability and access delay.
- the objective of improving SRAM cell performance over process variations and environmental conditions are achieved by methods that analyze SRAM cell performance for one or multiple cell designs, predict yields with respect to performance variables and the optionally and iteratively adjust cell design parameters to optimize performance and yield.
- the methods may be embodied in program instructions executing within a workstation computer and also in a computer program product comprising media for storing the program instructions for execution within a workstation computer system.
- One aspect of the invention represents an improvement over traditional memory cell modeling, as multiple statistical analyses are performed on only a subset of circuit parameters for each of several performance variables, while other parameters are fixed.
- the subset of circuit parameters are also varied systematically over the multiple analyses so that sensitivities can be determined.
- the results of the statistical analyses are used to compute sensitivities of the performance variables to the cell parameters and the cell parameters and/or operating conditions are adjusted in conformity with the sensitivities in order to improve the memory cell design.
- An initial pass of the analysis may be performed with a statistical analysis with respect to the entire set of circuit parameters and devices, in order to determine an initial set of sensitivities. Examination of the sensitivities (e.g., comparison of the sensitivities to a threshold value) is then used to eliminate devices/parameters from the subsequent analyses.
- Another aspect of the invention provides for selecting a best cell design or cell order by simultaneously modeling several cell designs, whereby the yield and yield distribution of performance variables can be compared and optimized for selecting the best cell design for a given range of environmental conditions and process variable statistics.
- FIG. 1 is a schematic diagram of a memory cell that can be modeled in accordance with an embodiment of the invention.
- FIG. 2 is a flowchart depicting a method in accordance with an embodiment of the present invention.
- FIG. 3 is a flowchart depicting a method in accordance with another embodiment of the present invention.
- FIG. 4 is a pictorial diagram depicting a workstation computer system in which the methods of FIGS. 2 and 3 can be practiced by executing program instructions of a computer program product in accordance with an embodiment of the present invention.
- FIGS. 5A, 5B and 6 - 7 are bar graphs depicting results of analyses performed in accordance with embodiments of the present invention.
- Transistors P 10 , N 10 , P 11 and N 11 form a cross-coupled static latch that provides the storage of a value in the cell.
- Transistors N 12 and N 13 provide for access to the value in response to a wordline select signal WL.
- Bitlines BLT (true bitline) and BLC (complement bitline) couple all cells in a column, so that when a row is selected by signal WL, only one row cell from each column is exposed to the memory logic.
- bitlines BLC and BLT are charged to voltages corresponding to the desired state of the memory cell and WL is activated (pulsed), setting the state of the latch formed by transistors P 10 , N 10 , P 11 and N 11 .
- the bitlines BLC and BLT are previously charged to opposite state predetermined voltages (generally V dd and ground), and to commence the read, WL is pulsed and a sense amplifier coupled to bitlines BLC and BLT determines the stored state by differential comparison of bitlines BLC and BLT.
- the two different operations detailed above are impacted in different ways by variations in the parameters of transistors P 10 - 11 and N 10 - 13 .
- the variations lead to unstable (potentially erroneous) read and write operations when the variations rise above a certain level. As operating frequencies are increased and device sizes correspondingly decreased, the variations take on a statistically significantly greater range causing failure of an increasing number of devices in a lot.
- the present invention is directed toward an efficient method for statistically analyzing the design of memory cells so that yields may be improved by selecting nominal values for the device parameters and environmental operating ranges or optimum operating points (such as power supply voltage ranges, power supply optimum value or temperature ranges) can be determined for a specific design.
- the analysis is performed on subsets of devices within the memory cell for each performance variable being evaluated. Multiple Monte-Carlo analyses are performed with systematic variations in the parameters in the subset for each performance variable, so that sensitivities of the performance variables to the associated parameters can be obtained.
- the systematic variations can be performed directly by adjusting the mean value input to each parameter (i.e., the nominal design value of the parameter such as the design VT value for a particular transistor).
- the subsets of devices can be selected in advance by foreknowledge of the devices critical to a given performance variable, or an initial pass of Monte-Carlo analyses can be performed on the entire cell to determine the critical devices by the level of sensitivity of a performance variable to the parameters of the critical devices. Parameters (and entire devices) for which the sensitivity falls below a threshold can be eliminated from subsequent iterations by fixing rather than varying those parameters. The result is a reduction in processing time and memory requirements for subsequent iterations.
- the common channel connection of transistors P 10 and N 10 is near V dd .
- transistors N 12 and N 10 are “weak” (i.e., high resistance) and/or transistor P 10 is “strong” (i.e., low resistance) the write operation can fail to change the state of the memory cell.
- transistor N 11 is weak and transistors P 11 and/or N 13 are strong, a read operation may change the state of the cell.
- V th transistor threshold voltage
- W channel width
- L channel length
- the present invention can be used to obtain information about what device parameters are more critical to performance variable stability by performing a sensitivity analysis on the results of the statistical simulations. For example, power consumption can be reduced by studying leakage effects in subsets of devices within the cell and determining the sensitivity of leakage current to the various device parameters for the subset.
- the present invention can be used to analyze the yield for one or more cell designs based on the performance variable criteria, with or without iterating or changing the cell design. For example, cells of device count ⁇ 1, 2 . . . 8 ⁇ and so on may be simultaneously analyzed in order to select the best performance parameter yield for a given set of environmental conditions and process variations.
- the determined cell parameter to performance variable sensitivities can be used to alter not only the mean values of the performance variable distributions, but the performance variable distributions can be forced to asymmetrical distributions (having a higher overall device count on the desired side of a performance criteria) in order to improve yield.
- step 50 subsets of devices for each performance variable to be studied are determined (step 50 ) and then multiple statistical simulations (e.g., Monte-Carlo analyses) are performed over the systematic variations of parameters studied for the devices in the subset (step 52 ).
- the subsets can be selected by intelligent observation such as the cell analysis described above that determined the particular devices affecting particular performance variables by observing operation of the circuit.
- a first pass of step 52 may be made where all of the devices' parameters are unconstrained (i.e., the first subset is the set of all device parameters) and then after determining sensitivities of the performance variables to the device parameters below in step 54 , the subsets of devices for the first “improved” pass are selected as those devices for each performance variable for which the sensitivities are high.
- the sensitivity of each performance variable to the systematic parameter variations (parameter input statistics variation) for the subset associated with the performance variable is determined by determining the partial derivative of the performance variable with respect to the parameter variations (step 54 ) and for an iterative technique, a check can be made if performance is at desired levels (decision 56 ) (or other suitable check such as convergence at a fixed value) and if the check determines that further computation is desirable or required, the parameters in each subset can be adjusted in conformity with the determined sensitivities (step 58 ) and steps 50 - 56 are then repeated until decision 56 indicates termination of the process.
- some parameters can be fixed during iteration (and/or some devices can be removed from subsets, i.e., all of their parameters become fixed) when the sensitivity of particular performance variables to parameter variations (or the parameter variations for an entire device) is below a threshold.
- a method in accordance with another embodiment of the present invention is illustrated in a flowchart.
- the illustrated method may be combined with the techniques illustrated in FIG. 2 , or may be used alone.
- a memory cell model with multiple differing cell circuits e.g., cells of device count 1 to N
- the model is simulated over subset parameter variations and environmental conditions (step 62 ).
- the sensitivities of each cell to the process parameters are then determined (step 64 ) and optionally, the process may be iterated in conformity with the sensitivity results (step 66 ), until the yield distribution is optimized for each cell (decision 66 ).
- the cell designs can be compared for yield of the performance variables and a cell design selected for further optimization (step 67 ) which may be performed by the method illustrated in FIG. 2 .
- a workstation computer 112 having a processor 116 coupled to a memory 117 , for executing program instructions from memory 117 , wherein the program instructions include program instructions for executing one or more methods in accordance with an embodiment of the present invention, such as the method described above with respect to FIG. 2 .
- Workstation computer 112 is coupled to a graphical display 113 for displaying program output such as simulation results and circuit layout structure input, design and verification programs implementing embodiments of the present invention. Workstation computer 112 is further coupled to input devices such as a mouse 115 and a keyboard 114 for receiving user input. Workstation computer may be coupled to a public network such as the Internet, or may be a private network such as the various “intra-nets” and software containing program instructions embodying methods in accordance with embodiments of the present invention may be located on remote computers or locally within workstation computer 112 .
- FIG. 5 a graph depicting results of a method in accordance with an embodiment of the invention is shown.
- the graph depicts a Read Stability analysis result, where a Monte Carlo analysis of a cell output pass transistor such as N 13 of FIG. 1 and half of the cross-coupled latch (transistors P 1 and N 11 ) were given statistics for dimensional variation (L,W) and threshold voltage variation. Moving across the graph from left to right, an integer change by standard deviation of threshold voltage is shown and within each change in threshold voltage variation, each bar represents an integer change in dimensional variation by standard deviation. All parameters were studied to the 5 ⁇ level.
- iteration can be made as to process control (changing the input statistics) of the device parameters or nominal design values for the transistors in order to achieve a desired environmental range (such as supply voltage) or to extend the allowable deviation of device variations. Changes in the sensitivity results at each iteration can then be used to detect minima of the sensitivities versus changes in the nominal design parameters or process controls.
- FIG. 6A depicts a write delay distribution 72 and total failure count 70 (i.e., the sample count for cell parameters and conditions where the state of the cell never changed in response to a write operation).
- FIG. 6B shows a read delay distribution 74 .
- sensitivities of the distributions e.g., sensitivities of the performance variable mean, standard deviation and skew of the distribution to one side of the mean or the other
- fixed parameters and mean values of varied parameters i.e., those in the selected subsets
- results of yet another analysis in accordance with an embodiment of the invention is depicted.
- Two distributions are shown for voltage noise on the internal storage node of a cell. Voltage noise on the storage node or other indicates cell instability in that an excessive excursion leads to a change of cell state.
- two distributions 80 and 82 are shown corresponding to voltage noise level distribution across quantities of two different cells with differing device counts.
- Each cell can be optimized according to the above-described iterative process, or one pass can be made and the cell design with the more desirable distribution (e.g., distribution 80 ) is selected and further optimized.
Abstract
Description
- 1. Technical Field
- The present invention relates generally to memory circuit design methodologies and programs for designing digital memory circuits, and more particularly to a method and computer program for improving static memory performance across process variations and environmental conditions.
- 2. Description of the Related Art
- Memory speed and other performance factors are critical limitations in today's processing systems and are predicted to become even more of a critical limitation as technologies move forward. In particular, static random access memories (SRAMS) and memory cells are used in processor caches, registers and in some designs external to the system processors for fast access to data and program instructions.
- With processor cycle frequencies reaching well above 4 Ghz, development of SRAM cells that can store and provide access to stored values within that period has become necessary. However, at process scales necessary to achieve such access are also increasingly subject to variability in circuit parameters such as device threshold voltages and channel dimensions. Charge history effect and physical nano-scale effects due to non-ideal materials also come increasingly into place as device size is decreased.
- Semiconductor memories in general are also becoming the predominant power consumer in almost every processing system and particularly in processors, cache memory is a major consumer of power. As such, reduction of SRAM cell power supply voltages is highly desirable, as power dissipation and overall power requirements are dictated by the supply voltages used. However, lower supply voltages typical dictate lower performance levels in terms of cell read and write stability and access delay.
- Because of all of the above-described limitations, yield reduction due to SRAM cell variability or increased redundancy requirements will increase production cost and waste or limit available space and design flexibility in order to provide sufficient redundancy to maintain yields.
- Present analysis techniques require large amounts of processing power to extend an accurate yield/performance analysis beyond three standard deviations (3σ) of device parameter variations. However, if it were practical to perform more extensive analyses and further if a technique for determining which design parameters can be efficaciously altered were provided, memory device designs could be improved beyond present levels and designs for much higher operating frequencies could be generated.
- It is therefore desirable to provide a method for modeling and improving SRAM cell performance across process variations and environmental operating conditions in an efficient manner so that device parameter variations can be simulated to a level of 5σ and beyond.
- The objective of improving SRAM cell performance over process variations and environmental conditions are achieved by methods that analyze SRAM cell performance for one or multiple cell designs, predict yields with respect to performance variables and the optionally and iteratively adjust cell design parameters to optimize performance and yield.
- The methods may be embodied in program instructions executing within a workstation computer and also in a computer program product comprising media for storing the program instructions for execution within a workstation computer system.
- One aspect of the invention represents an improvement over traditional memory cell modeling, as multiple statistical analyses are performed on only a subset of circuit parameters for each of several performance variables, while other parameters are fixed. The subset of circuit parameters are also varied systematically over the multiple analyses so that sensitivities can be determined. The results of the statistical analyses are used to compute sensitivities of the performance variables to the cell parameters and the cell parameters and/or operating conditions are adjusted in conformity with the sensitivities in order to improve the memory cell design.
- An initial pass of the analysis may be performed with a statistical analysis with respect to the entire set of circuit parameters and devices, in order to determine an initial set of sensitivities. Examination of the sensitivities (e.g., comparison of the sensitivities to a threshold value) is then used to eliminate devices/parameters from the subsequent analyses.
- Because of the above-described technique, it is possible to extend the analysis beyond a traditional analysis that would extend to only 3σ (three standard deviations) to a level of 5σ and beyond for at least some of the parameters, increasing device yields. The increase in analysis speed (i.e., reduction in processing power requirements) makes it possible, for example, to extend an analysis to a level of 6σ or 7σ. Since the cells are not modeled over every device parameter, but only the parameters critical to the particular performance variable being modeled, computation time is reduced and sensitivities can be more effectively determined.
- Another aspect of the invention provides for selecting a best cell design or cell order by simultaneously modeling several cell designs, whereby the yield and yield distribution of performance variables can be compared and optimized for selecting the best cell design for a given range of environmental conditions and process variable statistics.
- The foregoing and other objectives, features, and advantages of the invention will be apparent from the following, more particular, description of the preferred embodiment of the invention, as illustrated in the accompanying drawings.
- The novel features believed characteristic of the invention are set forth in the appended claims. The invention itself, however, as well as a preferred mode of use, further objectives, and advantages thereof, will best be understood by reference to the following detailed description of an illustrative embodiment when read in conjunction with the accompanying drawings, wherein like reference numerals indicate like components, and:
-
FIG. 1 is a schematic diagram of a memory cell that can be modeled in accordance with an embodiment of the invention. -
FIG. 2 is a flowchart depicting a method in accordance with an embodiment of the present invention. -
FIG. 3 is a flowchart depicting a method in accordance with another embodiment of the present invention. -
FIG. 4 is a pictorial diagram depicting a workstation computer system in which the methods ofFIGS. 2 and 3 can be practiced by executing program instructions of a computer program product in accordance with an embodiment of the present invention. -
FIGS. 5A, 5B and 6-7 are bar graphs depicting results of analyses performed in accordance with embodiments of the present invention. - With reference now to the figures, and in particular with reference to
FIG. 1 , a memory cell that can be modeled by a method in accordance with an embodiment of the invention is shown. Transistors P10, N10, P11 and N11 form a cross-coupled static latch that provides the storage of a value in the cell. Transistors N12 and N13 provide for access to the value in response to a wordline select signal WL. Bitlines BLT (true bitline) and BLC (complement bitline) couple all cells in a column, so that when a row is selected by signal WL, only one row cell from each column is exposed to the memory logic. For a write operation, bitlines BLC and BLT are charged to voltages corresponding to the desired state of the memory cell and WL is activated (pulsed), setting the state of the latch formed by transistors P10, N10, P11 and N11. For a read operation, the bitlines BLC and BLT are previously charged to opposite state predetermined voltages (generally Vdd and ground), and to commence the read, WL is pulsed and a sense amplifier coupled to bitlines BLC and BLT determines the stored state by differential comparison of bitlines BLC and BLT. - The two different operations detailed above are impacted in different ways by variations in the parameters of transistors P10-11 and N10-13. The variations lead to unstable (potentially erroneous) read and write operations when the variations rise above a certain level. As operating frequencies are increased and device sizes correspondingly decreased, the variations take on a statistically significantly greater range causing failure of an increasing number of devices in a lot. The present invention is directed toward an efficient method for statistically analyzing the design of memory cells so that yields may be improved by selecting nominal values for the device parameters and environmental operating ranges or optimum operating points (such as power supply voltage ranges, power supply optimum value or temperature ranges) can be determined for a specific design. The analysis is performed on subsets of devices within the memory cell for each performance variable being evaluated. Multiple Monte-Carlo analyses are performed with systematic variations in the parameters in the subset for each performance variable, so that sensitivities of the performance variables to the associated parameters can be obtained. The systematic variations can be performed directly by adjusting the mean value input to each parameter (i.e., the nominal design value of the parameter such as the design VT value for a particular transistor).
- The subsets of devices can be selected in advance by foreknowledge of the devices critical to a given performance variable, or an initial pass of Monte-Carlo analyses can be performed on the entire cell to determine the critical devices by the level of sensitivity of a performance variable to the parameters of the critical devices. Parameters (and entire devices) for which the sensitivity falls below a threshold can be eliminated from subsequent iterations by fixing rather than varying those parameters. The result is a reduction in processing time and memory requirements for subsequent iterations.
- In particular, with respect to the memory cell depicted in
FIG. 1 , when the stored value is a logical “0” (with respect to the bitline values), the common channel connection of transistors P10 and N10 is near Vdd. When a logical “1” is written to the cell, if transistors N12 and N10 are “weak” (i.e., high resistance) and/or transistor P10 is “strong” (i.e., low resistance) the write operation can fail to change the state of the memory cell. For a read operation, if transistor N11 is weak and transistors P11 and/or N13 are strong, a read operation may change the state of the cell. When the value stored in the memory cell is a logical “1”, the critical transistor sets are reversed, with variations in transistors N12, N10 and P10 causing potential failure of the write operation and variations transistors N11, N13 and P11 causing potential failure of the read operation. However, since the design and process are symmetrical, it is not necessary to analyze both conditions. While the devices themselves will not be symmetrical, the statistical analysis applies to both conditions, because the statistics of the devices, e.g. the nominal design values and ranges should be the same. - Because of the above determination that certain devices are critical to certain operations, the device parameters: Vth (transistor threshold voltage), W (channel width) and L (channel length) can be statistically simulated for just those devices for a particular performance variable such as read stability, write stability, read and write delays or noise on internal cell nodes.
- By reducing the amount of analysis that must be performed to determine whether or not a memory cell design will fall below a certain yield, two goals are accomplished: the amount of computation time required is managed; and greater separation of particular device parameter variations with respect to the variation of performance variables becomes possible. By separating the device parameter variations, nominal values of the device parameters can be more effectively determined and traded-off and other factors such as environmental ranges or nominal operating points can be determined.
- While the illustrated cell is an example of a cell of
order 4 that may be analyzed and improved by a method according to an embodiment of the invention, it should be understood that the techniques illustrated herein may be applied to memory cells of any order. (Order as used herein refers to the number of devices that implement the storage element of the cell exclusive of the bitline buffer transistors.) - Further, the present invention can be used to obtain information about what device parameters are more critical to performance variable stability by performing a sensitivity analysis on the results of the statistical simulations. For example, power consumption can be reduced by studying leakage effects in subsets of devices within the cell and determining the sensitivity of leakage current to the various device parameters for the subset.
- Also, the present invention can be used to analyze the yield for one or more cell designs based on the performance variable criteria, with or without iterating or changing the cell design. For example, cells of device count {1, 2 . . . 8} and so on may be simultaneously analyzed in order to select the best performance parameter yield for a given set of environmental conditions and process variations.
- Also, when optimizing the cell designs by changing cell parameters, the determined cell parameter to performance variable sensitivities can be used to alter not only the mean values of the performance variable distributions, but the performance variable distributions can be forced to asymmetrical distributions (having a higher overall device count on the desired side of a performance criteria) in order to improve yield.
- Referring now to
FIG. 2 , a method in accordance with an embodiment of the present invention is depicted. First, subsets of devices for each performance variable to be studied are determined (step 50) and then multiple statistical simulations (e.g., Monte-Carlo analyses) are performed over the systematic variations of parameters studied for the devices in the subset (step 52). The subsets can be selected by intelligent observation such as the cell analysis described above that determined the particular devices affecting particular performance variables by observing operation of the circuit. Alternatively, a first pass of step 52 may be made where all of the devices' parameters are unconstrained (i.e., the first subset is the set of all device parameters) and then after determining sensitivities of the performance variables to the device parameters below instep 54, the subsets of devices for the first “improved” pass are selected as those devices for each performance variable for which the sensitivities are high. - Next, the sensitivity of each performance variable to the systematic parameter variations (parameter input statistics variation) for the subset associated with the performance variable is determined by determining the partial derivative of the performance variable with respect to the parameter variations (step 54) and for an iterative technique, a check can be made if performance is at desired levels (decision 56) (or other suitable check such as convergence at a fixed value) and if the check determines that further computation is desirable or required, the parameters in each subset can be adjusted in conformity with the determined sensitivities (step 58) and steps 50-56 are then repeated until
decision 56 indicates termination of the process. Also, as indicated in the flowchart instep 58, some parameters can be fixed during iteration (and/or some devices can be removed from subsets, i.e., all of their parameters become fixed) when the sensitivity of particular performance variables to parameter variations (or the parameter variations for an entire device) is below a threshold. - Referring now to
FIG. 3 , a method in accordance with another embodiment of the present invention is illustrated in a flowchart. The illustrated method may be combined with the techniques illustrated inFIG. 2 , or may be used alone. First, a memory cell model with multiple differing cell circuits (e.g., cells ofdevice count 1 to N) is built in the input to the Monte-Carlo analyses (step 60). Then the model is simulated over subset parameter variations and environmental conditions (step 62). The sensitivities of each cell to the process parameters are then determined (step 64) and optionally, the process may be iterated in conformity with the sensitivity results (step 66), until the yield distribution is optimized for each cell (decision 66). At this point, the cell designs can be compared for yield of the performance variables and a cell design selected for further optimization (step 67) which may be performed by the method illustrated inFIG. 2 . - Referring now to
FIG. 4 , a workstation computer system, in which methods according to an embodiment of the present invention are performed, is depicted. Aworkstation computer 112, having aprocessor 116 coupled to amemory 117, for executing program instructions frommemory 117, wherein the program instructions include program instructions for executing one or more methods in accordance with an embodiment of the present invention, such as the method described above with respect toFIG. 2 . -
Workstation computer 112 is coupled to agraphical display 113 for displaying program output such as simulation results and circuit layout structure input, design and verification programs implementing embodiments of the present invention.Workstation computer 112 is further coupled to input devices such as amouse 115 and akeyboard 114 for receiving user input. Workstation computer may be coupled to a public network such as the Internet, or may be a private network such as the various “intra-nets” and software containing program instructions embodying methods in accordance with embodiments of the present invention may be located on remote computers or locally withinworkstation computer 112. - Referring now to
FIG. 5 , a graph depicting results of a method in accordance with an embodiment of the invention is shown. The graph depicts a Read Stability analysis result, where a Monte Carlo analysis of a cell output pass transistor such as N13 ofFIG. 1 and half of the cross-coupled latch (transistors P1 and N11) were given statistics for dimensional variation (L,W) and threshold voltage variation. Moving across the graph from left to right, an integer change by standard deviation of threshold voltage is shown and within each change in threshold voltage variation, each bar represents an integer change in dimensional variation by standard deviation. All parameters were studied to the 5σ level. - The study was made across a supply voltage range of 0.45V to 2.25V and the dark portions of the bars indicate ranges where the read operation is stable. The following observations can be made: with only a variation in Vth, the memory cell is unstable for supply voltages under 0.9V. When both dimensional and Vth variations are considered, a 4σ variation of the dimensions is tolerable up to a 3σ variation in threshold voltage.
- Using the sensitivity results depicted in
FIG. 5 iteration can be made as to process control (changing the input statistics) of the device parameters or nominal design values for the transistors in order to achieve a desired environmental range (such as supply voltage) or to extend the allowable deviation of device variations. Changes in the sensitivity results at each iteration can then be used to detect minima of the sensitivities versus changes in the nominal design parameters or process controls. - Referring now to
FIGS. 6A and 6B , results of another analysis in accordance with an embodiment of the present invention is illustrated.FIG. 6A depicts awrite delay distribution 72 and total failure count 70 (i.e., the sample count for cell parameters and conditions where the state of the cell never changed in response to a write operation).FIG. 6B shows aread delay distribution 74. By determining the sensitivities of the distributions (e.g., sensitivities of the performance variable mean, standard deviation and skew of the distribution to one side of the mean or the other), fixed parameters and mean values of varied parameters (i.e., those in the selected subsets) can be adjusted to change the shape and position of the distribution in order to improve performance and/or yield. - Referring now to
FIG. 7 , results of yet another analysis in accordance with an embodiment of the invention is depicted. Two distributions are shown for voltage noise on the internal storage node of a cell. Voltage noise on the storage node or other indicates cell instability in that an excessive excursion leads to a change of cell state. In the illustration, twodistributions - While the invention has been particularly shown and described with reference to the preferred embodiment thereof, it will be understood by those skilled in the art that the foregoing and other changes in form, and details may be made therein without departing from the spirit and scope of the invention.
Claims (20)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/077,313 US20060203581A1 (en) | 2005-03-10 | 2005-03-10 | Efficient method and computer program for modeling and improving static memory performance across process variations and environmental conditions |
US12/199,161 US8001493B2 (en) | 2005-03-10 | 2008-08-27 | Efficient method and computer program for modeling and improving static memory performance across process variations and environmental conditions |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/077,313 US20060203581A1 (en) | 2005-03-10 | 2005-03-10 | Efficient method and computer program for modeling and improving static memory performance across process variations and environmental conditions |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/199,161 Continuation US8001493B2 (en) | 2005-03-10 | 2008-08-27 | Efficient method and computer program for modeling and improving static memory performance across process variations and environmental conditions |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060203581A1 true US20060203581A1 (en) | 2006-09-14 |
Family
ID=36970699
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/077,313 Abandoned US20060203581A1 (en) | 2005-03-10 | 2005-03-10 | Efficient method and computer program for modeling and improving static memory performance across process variations and environmental conditions |
US12/199,161 Expired - Fee Related US8001493B2 (en) | 2005-03-10 | 2008-08-27 | Efficient method and computer program for modeling and improving static memory performance across process variations and environmental conditions |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/199,161 Expired - Fee Related US8001493B2 (en) | 2005-03-10 | 2008-08-27 | Efficient method and computer program for modeling and improving static memory performance across process variations and environmental conditions |
Country Status (1)
Country | Link |
---|---|
US (2) | US20060203581A1 (en) |
Cited By (55)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070153599A1 (en) * | 2005-09-13 | 2007-07-05 | Joshi Rajiv V | Method for evaluating leakage effects on static memory cell access time |
WO2008070611A1 (en) * | 2006-12-06 | 2008-06-12 | Qualcomm Incorporated | Process variation tolerant memory design |
US20080195325A1 (en) * | 2006-03-14 | 2008-08-14 | Joshi Rajiv V | System and computer program for efficient cell failure rate estimation in cell arrays |
US20080270963A1 (en) * | 2006-04-11 | 2008-10-30 | Vikas Agarwal | System and computer program for verifying performance of an array by simulating operation of edge cells in a full array model |
US20090132849A1 (en) * | 2007-11-16 | 2009-05-21 | Adams Chad A | Method and Computer Program for Selecting Circuit Repairs Using Redundant Elements with Consideration of Aging Effects |
US20100131259A1 (en) * | 2008-11-26 | 2010-05-27 | Joshi Rajiv V | In-situ design method and system for improved memory yield |
US20110173577A1 (en) * | 2008-02-01 | 2011-07-14 | International Business Machines Corporation | Techniques for Pattern Process Tuning and Design Optimization for Maximizing Process-Sensitive Circuit Yields |
WO2012055045A2 (en) * | 2010-10-27 | 2012-05-03 | Solido Design Automation Inc. | Method and system for identifying rare-event failure rates |
US8400219B2 (en) | 2011-03-24 | 2013-03-19 | Suvolta, Inc. | Analog circuits having improved transistors, and methods therefor |
US8404551B2 (en) | 2010-12-03 | 2013-03-26 | Suvolta, Inc. | Source/drain extension control for advanced transistors |
US8421162B2 (en) | 2009-09-30 | 2013-04-16 | Suvolta, Inc. | Advanced transistors with punch through suppression |
US8461875B1 (en) | 2011-02-18 | 2013-06-11 | Suvolta, Inc. | Digital circuits having improved transistors, and methods therefor |
US8525271B2 (en) | 2011-03-03 | 2013-09-03 | Suvolta, Inc. | Semiconductor structure with improved channel stack and method for fabrication thereof |
US8530286B2 (en) | 2010-04-12 | 2013-09-10 | Suvolta, Inc. | Low power semiconductor transistor structure and method of fabrication thereof |
US8569156B1 (en) | 2011-05-16 | 2013-10-29 | Suvolta, Inc. | Reducing or eliminating pre-amorphization in transistor manufacture |
US8569128B2 (en) | 2010-06-21 | 2013-10-29 | Suvolta, Inc. | Semiconductor structure and method of fabrication thereof with mixed metal types |
US8599623B1 (en) | 2011-12-23 | 2013-12-03 | Suvolta, Inc. | Circuits and methods for measuring circuit elements in an integrated circuit device |
US8614128B1 (en) | 2011-08-23 | 2013-12-24 | Suvolta, Inc. | CMOS structures and processes based on selective thinning |
US8629016B1 (en) | 2011-07-26 | 2014-01-14 | Suvolta, Inc. | Multiple transistor types formed in a common epitaxial layer by differential out-diffusion from a doped underlayer |
US8637955B1 (en) | 2012-08-31 | 2014-01-28 | Suvolta, Inc. | Semiconductor structure with reduced junction leakage and method of fabrication thereof |
US8645878B1 (en) | 2011-08-23 | 2014-02-04 | Suvolta, Inc. | Porting a circuit design from a first semiconductor process to a second semiconductor process |
US8713511B1 (en) | 2011-09-16 | 2014-04-29 | Suvolta, Inc. | Tools and methods for yield-aware semiconductor manufacturing process target generation |
US8735987B1 (en) | 2011-06-06 | 2014-05-27 | Suvolta, Inc. | CMOS gate stack structures and processes |
US8748986B1 (en) | 2011-08-05 | 2014-06-10 | Suvolta, Inc. | Electronic device with controlled threshold voltage |
US8748270B1 (en) | 2011-03-30 | 2014-06-10 | Suvolta, Inc. | Process for manufacturing an improved analog transistor |
US8759872B2 (en) | 2010-06-22 | 2014-06-24 | Suvolta, Inc. | Transistor with threshold voltage set notch and method of fabrication thereof |
US8796048B1 (en) | 2011-05-11 | 2014-08-05 | Suvolta, Inc. | Monitoring and measurement of thin film layers |
US8811068B1 (en) | 2011-05-13 | 2014-08-19 | Suvolta, Inc. | Integrated circuit devices and methods |
US8819603B1 (en) | 2011-12-15 | 2014-08-26 | Suvolta, Inc. | Memory circuits and methods of making and designing the same |
US8816754B1 (en) | 2012-11-02 | 2014-08-26 | Suvolta, Inc. | Body bias circuits and methods |
US8863064B1 (en) | 2012-03-23 | 2014-10-14 | Suvolta, Inc. | SRAM cell layout structure and devices therefrom |
US8877619B1 (en) | 2012-01-23 | 2014-11-04 | Suvolta, Inc. | Process for manufacture of integrated circuits with different channel doping transistor architectures and devices therefrom |
US8883600B1 (en) | 2011-12-22 | 2014-11-11 | Suvolta, Inc. | Transistor having reduced junction leakage and methods of forming thereof |
US8895327B1 (en) | 2011-12-09 | 2014-11-25 | Suvolta, Inc. | Tipless transistors, short-tip transistors, and methods and circuits therefor |
US8970289B1 (en) | 2012-01-23 | 2015-03-03 | Suvolta, Inc. | Circuits and devices for generating bi-directional body bias voltages, and methods therefor |
US8995204B2 (en) | 2011-06-23 | 2015-03-31 | Suvolta, Inc. | Circuit devices and methods having adjustable transistor body bias |
US8999861B1 (en) | 2011-05-11 | 2015-04-07 | Suvolta, Inc. | Semiconductor structure with substitutional boron and method for fabrication thereof |
US9041126B2 (en) | 2012-09-21 | 2015-05-26 | Mie Fujitsu Semiconductor Limited | Deeply depleted MOS transistors having a screening layer and methods thereof |
US9054219B1 (en) | 2011-08-05 | 2015-06-09 | Mie Fujitsu Semiconductor Limited | Semiconductor devices having fin structures and fabrication methods thereof |
US9070477B1 (en) | 2012-12-12 | 2015-06-30 | Mie Fujitsu Semiconductor Limited | Bit interleaved low voltage static random access memory (SRAM) and related methods |
US9093997B1 (en) | 2012-11-15 | 2015-07-28 | Mie Fujitsu Semiconductor Limited | Slew based process and bias monitors and related methods |
US9093550B1 (en) | 2012-01-31 | 2015-07-28 | Mie Fujitsu Semiconductor Limited | Integrated circuits having a plurality of high-K metal gate FETs with various combinations of channel foundation structure and gate stack structure and methods of making same |
US9112057B1 (en) | 2012-09-18 | 2015-08-18 | Mie Fujitsu Semiconductor Limited | Semiconductor devices with dopant migration suppression and method of fabrication thereof |
US9112484B1 (en) | 2012-12-20 | 2015-08-18 | Mie Fujitsu Semiconductor Limited | Integrated circuit process and bias monitors and related methods |
US9236466B1 (en) | 2011-10-07 | 2016-01-12 | Mie Fujitsu Semiconductor Limited | Analog circuits having improved insulated gate transistors, and methods therefor |
US9268885B1 (en) | 2013-02-28 | 2016-02-23 | Mie Fujitsu Semiconductor Limited | Integrated circuit device methods and models with predicted device metric variations |
US9299801B1 (en) | 2013-03-14 | 2016-03-29 | Mie Fujitsu Semiconductor Limited | Method for fabricating a transistor device with a tuned dopant profile |
US9299698B2 (en) | 2012-06-27 | 2016-03-29 | Mie Fujitsu Semiconductor Limited | Semiconductor structure with multiple transistors having various threshold voltages |
US9319013B2 (en) | 2014-08-19 | 2016-04-19 | Mie Fujitsu Semiconductor Limited | Operational amplifier input offset correction with transistor threshold voltage adjustment |
US9406567B1 (en) | 2012-02-28 | 2016-08-02 | Mie Fujitsu Semiconductor Limited | Method for fabricating multiple transistor devices on a substrate with varying threshold voltages |
US9431068B2 (en) | 2012-10-31 | 2016-08-30 | Mie Fujitsu Semiconductor Limited | Dynamic random access memory (DRAM) with low variation transistor peripheral circuits |
US9478571B1 (en) | 2013-05-24 | 2016-10-25 | Mie Fujitsu Semiconductor Limited | Buried channel deeply depleted channel transistor |
US9710006B2 (en) | 2014-07-25 | 2017-07-18 | Mie Fujitsu Semiconductor Limited | Power up body bias circuits and methods |
US10074568B2 (en) | 2009-09-30 | 2018-09-11 | Mie Fujitsu Semiconductor Limited | Electronic devices and systems, and methods for making and using same |
US20230047801A1 (en) * | 2020-02-07 | 2023-02-16 | Commissariat à l'énergie atomique et aux énergies alternatives | Method and device for the conception of a computational memory circuit |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9201993B2 (en) | 2011-05-11 | 2015-12-01 | Apple Inc. | Goal-driven search of a stochastic process using reduced sets of simulation points |
KR102061763B1 (en) | 2013-05-27 | 2020-01-03 | 삼성전자 주식회사 | Simulation system and method thereof, computing system comprising the simulation system |
Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5392227A (en) * | 1992-07-24 | 1995-02-21 | Logic Modeling Corporation | System and method for generating electronic circuit simulation models having improved accuracy |
US6035115A (en) * | 1997-02-26 | 2000-03-07 | Nec Corporation | Method for performing simulation of a semiconductor integrated circuit using a relative variation model |
US6321183B1 (en) * | 1997-06-25 | 2001-11-20 | Sony Corporation | Semiconductor device characteristic simulation apparatus and its method |
US20030037306A1 (en) * | 2001-08-16 | 2003-02-20 | International Business Machines Corporation | Variable detail automatic invocation of transistor level timing for application specific integrated circuit static timing analysis |
US20030115035A1 (en) * | 2001-10-18 | 2003-06-19 | Pawan Kulshreshtha | Transistor-level timing analysis using embedded simulation |
US20030163297A1 (en) * | 1999-07-02 | 2003-08-28 | Manpreet S. Khaira | Logic verification in large systems |
US6625785B2 (en) * | 2000-04-19 | 2003-09-23 | Georgia Tech Research Corporation | Method for diagnosing process parameter variations from measurements in analog circuits |
US20050044515A1 (en) * | 2003-08-22 | 2005-02-24 | International Business Machines Corporation | Method for determining and using leakage current sensitivities to optimize the design of an integrated circuit |
US20050226031A1 (en) * | 2002-08-09 | 2005-10-13 | Najm Farid N | Low leakage asymmetric sram cell devices |
US20050273308A1 (en) * | 2004-06-07 | 2005-12-08 | Houston Theodore W | Statistical evaluation of circuit robustness separating local and global variation |
US6978229B1 (en) * | 1999-11-18 | 2005-12-20 | Pdf Solutions, Inc. | Efficient method for modeling and simulation of the impact of local and global variation on integrated circuits |
US20050288918A1 (en) * | 2004-06-24 | 2005-12-29 | Chen Thomas W | System and method to facilitate simulation |
US20060101355A1 (en) * | 2003-01-02 | 2006-05-11 | Pdf Solutions, Inc. | Yield improvement |
US20070044049A1 (en) * | 2005-08-18 | 2007-02-22 | International Business Machines Corporation | Apparatus and methods for predicting and/or calibrating memory yields |
-
2005
- 2005-03-10 US US11/077,313 patent/US20060203581A1/en not_active Abandoned
-
2008
- 2008-08-27 US US12/199,161 patent/US8001493B2/en not_active Expired - Fee Related
Patent Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5392227A (en) * | 1992-07-24 | 1995-02-21 | Logic Modeling Corporation | System and method for generating electronic circuit simulation models having improved accuracy |
US6035115A (en) * | 1997-02-26 | 2000-03-07 | Nec Corporation | Method for performing simulation of a semiconductor integrated circuit using a relative variation model |
US6321183B1 (en) * | 1997-06-25 | 2001-11-20 | Sony Corporation | Semiconductor device characteristic simulation apparatus and its method |
US20030163297A1 (en) * | 1999-07-02 | 2003-08-28 | Manpreet S. Khaira | Logic verification in large systems |
US6978229B1 (en) * | 1999-11-18 | 2005-12-20 | Pdf Solutions, Inc. | Efficient method for modeling and simulation of the impact of local and global variation on integrated circuits |
US6625785B2 (en) * | 2000-04-19 | 2003-09-23 | Georgia Tech Research Corporation | Method for diagnosing process parameter variations from measurements in analog circuits |
US20030037306A1 (en) * | 2001-08-16 | 2003-02-20 | International Business Machines Corporation | Variable detail automatic invocation of transistor level timing for application specific integrated circuit static timing analysis |
US20030115035A1 (en) * | 2001-10-18 | 2003-06-19 | Pawan Kulshreshtha | Transistor-level timing analysis using embedded simulation |
US20050226031A1 (en) * | 2002-08-09 | 2005-10-13 | Najm Farid N | Low leakage asymmetric sram cell devices |
US20060101355A1 (en) * | 2003-01-02 | 2006-05-11 | Pdf Solutions, Inc. | Yield improvement |
US20050044515A1 (en) * | 2003-08-22 | 2005-02-24 | International Business Machines Corporation | Method for determining and using leakage current sensitivities to optimize the design of an integrated circuit |
US20050273308A1 (en) * | 2004-06-07 | 2005-12-08 | Houston Theodore W | Statistical evaluation of circuit robustness separating local and global variation |
US20050288918A1 (en) * | 2004-06-24 | 2005-12-29 | Chen Thomas W | System and method to facilitate simulation |
US20070044049A1 (en) * | 2005-08-18 | 2007-02-22 | International Business Machines Corporation | Apparatus and methods for predicting and/or calibrating memory yields |
Cited By (120)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7515491B2 (en) | 2005-09-13 | 2009-04-07 | International Business Machines Corporation | Method for evaluating leakage effects on static memory cell access time |
US20070153599A1 (en) * | 2005-09-13 | 2007-07-05 | Joshi Rajiv V | Method for evaluating leakage effects on static memory cell access time |
US20080195325A1 (en) * | 2006-03-14 | 2008-08-14 | Joshi Rajiv V | System and computer program for efficient cell failure rate estimation in cell arrays |
US20080270963A1 (en) * | 2006-04-11 | 2008-10-30 | Vikas Agarwal | System and computer program for verifying performance of an array by simulating operation of edge cells in a full array model |
US7552413B2 (en) | 2006-04-11 | 2009-06-23 | International Business Machines Corporation | System and computer program for verifying performance of an array by simulating operation of edge cells in a full array model |
US7979832B2 (en) | 2006-12-06 | 2011-07-12 | Qualcomm Incorporated | Process variation tolerant memory design |
WO2008070611A1 (en) * | 2006-12-06 | 2008-06-12 | Qualcomm Incorporated | Process variation tolerant memory design |
US20080141190A1 (en) * | 2006-12-06 | 2008-06-12 | Qualcomm Incorporated | Process Variation Tolerant Memory Design |
JP2010512645A (en) * | 2006-12-06 | 2010-04-22 | クゥアルコム・インコーポレイテッド | Process variation resistant memory design |
US7827018B2 (en) | 2007-11-16 | 2010-11-02 | International Business Machines Corporation | Method and computer program for selecting circuit repairs using redundant elements with consideration of aging effects |
US20090132849A1 (en) * | 2007-11-16 | 2009-05-21 | Adams Chad A | Method and Computer Program for Selecting Circuit Repairs Using Redundant Elements with Consideration of Aging Effects |
US20110173577A1 (en) * | 2008-02-01 | 2011-07-14 | International Business Machines Corporation | Techniques for Pattern Process Tuning and Design Optimization for Maximizing Process-Sensitive Circuit Yields |
US20100131259A1 (en) * | 2008-11-26 | 2010-05-27 | Joshi Rajiv V | In-situ design method and system for improved memory yield |
US8170857B2 (en) | 2008-11-26 | 2012-05-01 | International Business Machines Corporation | In-situ design method and system for improved memory yield |
US9508800B2 (en) | 2009-09-30 | 2016-11-29 | Mie Fujitsu Semiconductor Limited | Advanced transistors with punch through suppression |
US10074568B2 (en) | 2009-09-30 | 2018-09-11 | Mie Fujitsu Semiconductor Limited | Electronic devices and systems, and methods for making and using same |
US9263523B2 (en) | 2009-09-30 | 2016-02-16 | Mie Fujitsu Semiconductor Limited | Advanced transistors with punch through suppression |
US10224244B2 (en) | 2009-09-30 | 2019-03-05 | Mie Fujitsu Semiconductor Limited | Electronic devices and systems, and methods for making and using the same |
US8421162B2 (en) | 2009-09-30 | 2013-04-16 | Suvolta, Inc. | Advanced transistors with punch through suppression |
US10325986B2 (en) | 2009-09-30 | 2019-06-18 | Mie Fujitsu Semiconductor Limited | Advanced transistors with punch through suppression |
US11062950B2 (en) | 2009-09-30 | 2021-07-13 | United Semiconductor Japan Co., Ltd. | Electronic devices and systems, and methods for making and using the same |
US11887895B2 (en) | 2009-09-30 | 2024-01-30 | United Semiconductor Japan Co., Ltd. | Electronic devices and systems, and methods for making and using the same |
US10217668B2 (en) | 2009-09-30 | 2019-02-26 | Mie Fujitsu Semiconductor Limited | Electronic devices and systems, and methods for making and using the same |
US9865596B2 (en) | 2010-04-12 | 2018-01-09 | Mie Fujitsu Semiconductor Limited | Low power semiconductor transistor structure and method of fabrication thereof |
US8530286B2 (en) | 2010-04-12 | 2013-09-10 | Suvolta, Inc. | Low power semiconductor transistor structure and method of fabrication thereof |
US9496261B2 (en) | 2010-04-12 | 2016-11-15 | Mie Fujitsu Semiconductor Limited | Low power semiconductor transistor structure and method of fabrication thereof |
US8569128B2 (en) | 2010-06-21 | 2013-10-29 | Suvolta, Inc. | Semiconductor structure and method of fabrication thereof with mixed metal types |
US9224733B2 (en) | 2010-06-21 | 2015-12-29 | Mie Fujitsu Semiconductor Limited | Semiconductor structure and method of fabrication thereof with mixed metal types |
US9922977B2 (en) | 2010-06-22 | 2018-03-20 | Mie Fujitsu Semiconductor Limited | Transistor with threshold voltage set notch and method of fabrication thereof |
US9418987B2 (en) | 2010-06-22 | 2016-08-16 | Mie Fujitsu Semiconductor Limited | Transistor with threshold voltage set notch and method of fabrication thereof |
US8759872B2 (en) | 2010-06-22 | 2014-06-24 | Suvolta, Inc. | Transistor with threshold voltage set notch and method of fabrication thereof |
TWI559156B (en) * | 2010-10-27 | 2016-11-21 | 索力托自動化設計股份有限公司 | Method and system for identifying rare-event failure rates |
JP2013542526A (en) * | 2010-10-27 | 2013-11-21 | ソリド デザイン オートメーション インコーポレイティド | Method and system for identifying rare bad event rates |
US9483602B2 (en) | 2010-10-27 | 2016-11-01 | Solido Design Automation Inc. | Method and system for identifying rare-event failure rates |
WO2012055045A3 (en) * | 2010-10-27 | 2012-06-21 | Solido Design Automation Inc. | Method and system for identifying rare-event failure rates |
WO2012055045A2 (en) * | 2010-10-27 | 2012-05-03 | Solido Design Automation Inc. | Method and system for identifying rare-event failure rates |
KR101904518B1 (en) * | 2010-10-27 | 2018-10-04 | 솔리도 디자인 오토메이션 인코퍼레이티드 | Method and system for identifying rare-event failure rates |
US8686511B2 (en) | 2010-12-03 | 2014-04-01 | Suvolta, Inc. | Source/drain extension control for advanced transistors |
US9006843B2 (en) | 2010-12-03 | 2015-04-14 | Suvolta, Inc. | Source/drain extension control for advanced transistors |
US8563384B2 (en) | 2010-12-03 | 2013-10-22 | Suvolta, Inc. | Source/drain extension control for advanced transistors |
US8404551B2 (en) | 2010-12-03 | 2013-03-26 | Suvolta, Inc. | Source/drain extension control for advanced transistors |
US9838012B2 (en) | 2011-02-18 | 2017-12-05 | Mie Fujitsu Semiconductor Limited | Digital circuits having improved transistors, and methods therefor |
US8461875B1 (en) | 2011-02-18 | 2013-06-11 | Suvolta, Inc. | Digital circuits having improved transistors, and methods therefor |
US9985631B2 (en) | 2011-02-18 | 2018-05-29 | Mie Fujitsu Semiconductor Limited | Digital circuits having improved transistors, and methods therefor |
US10250257B2 (en) | 2011-02-18 | 2019-04-02 | Mie Fujitsu Semiconductor Limited | Digital circuits having improved transistors, and methods therefor |
US9184750B1 (en) | 2011-02-18 | 2015-11-10 | Mie Fujitsu Semiconductor Limited | Digital circuits having improved transistors, and methods therefor |
US9680470B2 (en) | 2011-02-18 | 2017-06-13 | Mie Fujitsu Semiconductor Limited | Digital circuits having improved transistors, and methods therefor |
US8525271B2 (en) | 2011-03-03 | 2013-09-03 | Suvolta, Inc. | Semiconductor structure with improved channel stack and method for fabrication thereof |
US9111785B2 (en) | 2011-03-03 | 2015-08-18 | Mie Fujitsu Semiconductor Limited | Semiconductor structure with improved channel stack and method for fabrication thereof |
US8847684B2 (en) | 2011-03-24 | 2014-09-30 | Suvolta, Inc. | Analog circuits having improved transistors, and methods therefor |
US8400219B2 (en) | 2011-03-24 | 2013-03-19 | Suvolta, Inc. | Analog circuits having improved transistors, and methods therefor |
US9231541B2 (en) | 2011-03-24 | 2016-01-05 | Mie Fujitsu Semiconductor Limited | Analog circuits having improved transistors, and methods therefor |
US9093469B2 (en) | 2011-03-30 | 2015-07-28 | Mie Fujitsu Semiconductor Limited | Analog transistor |
US8748270B1 (en) | 2011-03-30 | 2014-06-10 | Suvolta, Inc. | Process for manufacturing an improved analog transistor |
US8999861B1 (en) | 2011-05-11 | 2015-04-07 | Suvolta, Inc. | Semiconductor structure with substitutional boron and method for fabrication thereof |
US8796048B1 (en) | 2011-05-11 | 2014-08-05 | Suvolta, Inc. | Monitoring and measurement of thin film layers |
US9362291B1 (en) | 2011-05-13 | 2016-06-07 | Mie Fujitsu Semiconductor Limited | Integrated circuit devices and methods |
US9741428B2 (en) | 2011-05-13 | 2017-08-22 | Mie Fujitsu Semiconductor Limited | Integrated circuit devices and methods |
US8811068B1 (en) | 2011-05-13 | 2014-08-19 | Suvolta, Inc. | Integrated circuit devices and methods |
US9966130B2 (en) | 2011-05-13 | 2018-05-08 | Mie Fujitsu Semiconductor Limited | Integrated circuit devices and methods |
US9793172B2 (en) | 2011-05-16 | 2017-10-17 | Mie Fujitsu Semiconductor Limited | Reducing or eliminating pre-amorphization in transistor manufacture |
US8937005B2 (en) | 2011-05-16 | 2015-01-20 | Suvolta, Inc. | Reducing or eliminating pre-amorphization in transistor manufacture |
US9514940B2 (en) | 2011-05-16 | 2016-12-06 | Mie Fujitsu Semiconductor Limited | Reducing or eliminating pre-amorphization in transistor manufacture |
US8569156B1 (en) | 2011-05-16 | 2013-10-29 | Suvolta, Inc. | Reducing or eliminating pre-amorphization in transistor manufacture |
US9281248B1 (en) | 2011-06-06 | 2016-03-08 | Mie Fujitsu Semiconductor Limited | CMOS gate stack structures and processes |
US8735987B1 (en) | 2011-06-06 | 2014-05-27 | Suvolta, Inc. | CMOS gate stack structures and processes |
US8995204B2 (en) | 2011-06-23 | 2015-03-31 | Suvolta, Inc. | Circuit devices and methods having adjustable transistor body bias |
US8653604B1 (en) | 2011-07-26 | 2014-02-18 | Suvolta, Inc. | Multiple transistor types formed in a common epitaxial layer by differential out-diffusion from a doped underlayer |
US8629016B1 (en) | 2011-07-26 | 2014-01-14 | Suvolta, Inc. | Multiple transistor types formed in a common epitaxial layer by differential out-diffusion from a doped underlayer |
US8916937B1 (en) | 2011-07-26 | 2014-12-23 | Suvolta, Inc. | Multiple transistor types formed in a common epitaxial layer by differential out-diffusion from a doped underlayer |
US9054219B1 (en) | 2011-08-05 | 2015-06-09 | Mie Fujitsu Semiconductor Limited | Semiconductor devices having fin structures and fabrication methods thereof |
US8748986B1 (en) | 2011-08-05 | 2014-06-10 | Suvolta, Inc. | Electronic device with controlled threshold voltage |
US8963249B1 (en) | 2011-08-05 | 2015-02-24 | Suvolta, Inc. | Electronic device with controlled threshold voltage |
US8645878B1 (en) | 2011-08-23 | 2014-02-04 | Suvolta, Inc. | Porting a circuit design from a first semiconductor process to a second semiconductor process |
US8614128B1 (en) | 2011-08-23 | 2013-12-24 | Suvolta, Inc. | CMOS structures and processes based on selective thinning |
US9391076B1 (en) | 2011-08-23 | 2016-07-12 | Mie Fujitsu Semiconductor Limited | CMOS structures and processes based on selective thinning |
US8806395B1 (en) | 2011-08-23 | 2014-08-12 | Suvolta, Inc. | Porting a circuit design from a first semiconductor process to a second semiconductor process |
US9117746B1 (en) | 2011-08-23 | 2015-08-25 | Mie Fujitsu Semiconductor Limited | Porting a circuit design from a first semiconductor process to a second semiconductor process |
US8713511B1 (en) | 2011-09-16 | 2014-04-29 | Suvolta, Inc. | Tools and methods for yield-aware semiconductor manufacturing process target generation |
US9236466B1 (en) | 2011-10-07 | 2016-01-12 | Mie Fujitsu Semiconductor Limited | Analog circuits having improved insulated gate transistors, and methods therefor |
US8895327B1 (en) | 2011-12-09 | 2014-11-25 | Suvolta, Inc. | Tipless transistors, short-tip transistors, and methods and circuits therefor |
US8819603B1 (en) | 2011-12-15 | 2014-08-26 | Suvolta, Inc. | Memory circuits and methods of making and designing the same |
US9368624B2 (en) | 2011-12-22 | 2016-06-14 | Mie Fujitsu Semiconductor Limited | Method for fabricating a transistor with reduced junction leakage current |
US8883600B1 (en) | 2011-12-22 | 2014-11-11 | Suvolta, Inc. | Transistor having reduced junction leakage and methods of forming thereof |
US9196727B2 (en) | 2011-12-22 | 2015-11-24 | Mie Fujitsu Semiconductor Limited | High uniformity screen and epitaxial layers for CMOS devices |
US9297850B1 (en) | 2011-12-23 | 2016-03-29 | Mie Fujitsu Semiconductor Limited | Circuits and methods for measuring circuit elements in an integrated circuit device |
US8599623B1 (en) | 2011-12-23 | 2013-12-03 | Suvolta, Inc. | Circuits and methods for measuring circuit elements in an integrated circuit device |
US8877619B1 (en) | 2012-01-23 | 2014-11-04 | Suvolta, Inc. | Process for manufacture of integrated circuits with different channel doping transistor architectures and devices therefrom |
US8970289B1 (en) | 2012-01-23 | 2015-03-03 | Suvolta, Inc. | Circuits and devices for generating bi-directional body bias voltages, and methods therefor |
US9093550B1 (en) | 2012-01-31 | 2015-07-28 | Mie Fujitsu Semiconductor Limited | Integrated circuits having a plurality of high-K metal gate FETs with various combinations of channel foundation structure and gate stack structure and methods of making same |
US9385047B2 (en) | 2012-01-31 | 2016-07-05 | Mie Fujitsu Semiconductor Limited | Integrated circuits having a plurality of high-K metal gate FETs with various combinations of channel foundation structure and gate stack structure and methods of making same |
US9406567B1 (en) | 2012-02-28 | 2016-08-02 | Mie Fujitsu Semiconductor Limited | Method for fabricating multiple transistor devices on a substrate with varying threshold voltages |
US8863064B1 (en) | 2012-03-23 | 2014-10-14 | Suvolta, Inc. | SRAM cell layout structure and devices therefrom |
US9424385B1 (en) | 2012-03-23 | 2016-08-23 | Mie Fujitsu Semiconductor Limited | SRAM cell layout structure and devices therefrom |
US10217838B2 (en) | 2012-06-27 | 2019-02-26 | Mie Fujitsu Semiconductor Limited | Semiconductor structure with multiple transistors having various threshold voltages |
US10014387B2 (en) | 2012-06-27 | 2018-07-03 | Mie Fujitsu Semiconductor Limited | Semiconductor structure with multiple transistors having various threshold voltages |
US9812550B2 (en) | 2012-06-27 | 2017-11-07 | Mie Fujitsu Semiconductor Limited | Semiconductor structure with multiple transistors having various threshold voltages |
US9299698B2 (en) | 2012-06-27 | 2016-03-29 | Mie Fujitsu Semiconductor Limited | Semiconductor structure with multiple transistors having various threshold voltages |
US8637955B1 (en) | 2012-08-31 | 2014-01-28 | Suvolta, Inc. | Semiconductor structure with reduced junction leakage and method of fabrication thereof |
US9105711B2 (en) | 2012-08-31 | 2015-08-11 | Mie Fujitsu Semiconductor Limited | Semiconductor structure with reduced junction leakage and method of fabrication thereof |
US9112057B1 (en) | 2012-09-18 | 2015-08-18 | Mie Fujitsu Semiconductor Limited | Semiconductor devices with dopant migration suppression and method of fabrication thereof |
US9041126B2 (en) | 2012-09-21 | 2015-05-26 | Mie Fujitsu Semiconductor Limited | Deeply depleted MOS transistors having a screening layer and methods thereof |
US9431068B2 (en) | 2012-10-31 | 2016-08-30 | Mie Fujitsu Semiconductor Limited | Dynamic random access memory (DRAM) with low variation transistor peripheral circuits |
US9154123B1 (en) | 2012-11-02 | 2015-10-06 | Mie Fujitsu Semiconductor Limited | Body bias circuits and methods |
US8816754B1 (en) | 2012-11-02 | 2014-08-26 | Suvolta, Inc. | Body bias circuits and methods |
US9093997B1 (en) | 2012-11-15 | 2015-07-28 | Mie Fujitsu Semiconductor Limited | Slew based process and bias monitors and related methods |
US9319034B2 (en) | 2012-11-15 | 2016-04-19 | Mie Fujitsu Semiconductor Limited | Slew based process and bias monitors and related methods |
US9070477B1 (en) | 2012-12-12 | 2015-06-30 | Mie Fujitsu Semiconductor Limited | Bit interleaved low voltage static random access memory (SRAM) and related methods |
US9276561B2 (en) | 2012-12-20 | 2016-03-01 | Mie Fujitsu Semiconductor Limited | Integrated circuit process and bias monitors and related methods |
US9112484B1 (en) | 2012-12-20 | 2015-08-18 | Mie Fujitsu Semiconductor Limited | Integrated circuit process and bias monitors and related methods |
US9268885B1 (en) | 2013-02-28 | 2016-02-23 | Mie Fujitsu Semiconductor Limited | Integrated circuit device methods and models with predicted device metric variations |
US9893148B2 (en) | 2013-03-14 | 2018-02-13 | Mie Fujitsu Semiconductor Limited | Method for fabricating a transistor device with a tuned dopant profile |
US9577041B2 (en) | 2013-03-14 | 2017-02-21 | Mie Fujitsu Semiconductor Limited | Method for fabricating a transistor device with a tuned dopant profile |
US9299801B1 (en) | 2013-03-14 | 2016-03-29 | Mie Fujitsu Semiconductor Limited | Method for fabricating a transistor device with a tuned dopant profile |
US9991300B2 (en) | 2013-05-24 | 2018-06-05 | Mie Fujitsu Semiconductor Limited | Buried channel deeply depleted channel transistor |
US9786703B2 (en) | 2013-05-24 | 2017-10-10 | Mie Fujitsu Semiconductor Limited | Buried channel deeply depleted channel transistor |
US9478571B1 (en) | 2013-05-24 | 2016-10-25 | Mie Fujitsu Semiconductor Limited | Buried channel deeply depleted channel transistor |
US9710006B2 (en) | 2014-07-25 | 2017-07-18 | Mie Fujitsu Semiconductor Limited | Power up body bias circuits and methods |
US9319013B2 (en) | 2014-08-19 | 2016-04-19 | Mie Fujitsu Semiconductor Limited | Operational amplifier input offset correction with transistor threshold voltage adjustment |
US20230047801A1 (en) * | 2020-02-07 | 2023-02-16 | Commissariat à l'énergie atomique et aux énergies alternatives | Method and device for the conception of a computational memory circuit |
Also Published As
Publication number | Publication date |
---|---|
US8001493B2 (en) | 2011-08-16 |
US20080319717A1 (en) | 2008-12-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8001493B2 (en) | Efficient method and computer program for modeling and improving static memory performance across process variations and environmental conditions | |
US7380225B2 (en) | Method and computer program for efficient cell failure rate estimation in cell arrays | |
US8170857B2 (en) | In-situ design method and system for improved memory yield | |
US7506282B2 (en) | Apparatus and methods for predicting and/or calibrating memory yields | |
US8155938B2 (en) | Method and apparatus for sampling and predicting rare events in complex electronic devices, circuits and systems | |
Lee et al. | FinCANON: A PVT-aware integrated delay and power modeling framework for FinFET-based caches and on-chip networks | |
US20130014069A1 (en) | Equivalent Device Statistical Modeling for Bitline Leakage Modeling | |
US11386937B2 (en) | System device and method for providing single port memory access in bitcell array by tracking dummy wordline | |
CN110991072B (en) | SRAM single-particle transient effect simulation analysis method and system | |
Haine et al. | Gradient importance sampling: An efficient statistical extraction methodology of high-sigma SRAM dynamic characteristics | |
Kraak et al. | Impact and mitigation of sense amplifier aging degradation using realistic workloads | |
Kraak et al. | Degradation analysis of high performance 14nm finfet sram | |
US7689941B1 (en) | Write margin calculation tool for dual-port random-access-memory circuitry | |
US20090259453A1 (en) | Method of modeling SRAM cell | |
Gopalan et al. | A saboteur and mutant based built-in self-test and counting threshold-based built-in self repairing mechanism for memories | |
Kraak et al. | Parametric and functional degradation analysis of complete 14-nm FinFET SRAM | |
Ceratti et al. | An on-chip sensor to monitor NBTI effects in SRAMs | |
US10311187B2 (en) | Circuit design method and simulation method based on random telegraph signal noise | |
Samandari-Rad et al. | VAR-TX: A variability-aware SRAM model for predicting the optimum architecture to achieve minimum access-time for yield enhancement in nano-scaled CMOS | |
NL2006577C2 (en) | Time and workload dependent circuit simulation. | |
Zuber et al. | Statistical SRAM analysis for yield enhancement | |
Shen et al. | A Timing Yield Model for SRAM Cells at Sub/Near-Threshold Voltages Based on a Compact Drain Current Model | |
US10521532B1 (en) | Segmented memory instances | |
US7933760B2 (en) | Bitcell simulation device and methods | |
Kvatinsky | Making real memristive processing-in-memory faster and reliable |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:JOSHI, RAJIV V.;DEVGAN, ANIRUDH;REEL/FRAME:015968/0257 Effective date: 20050308 |
|
STCB | Information on status: application discontinuation |
Free format text: EXPRESSLY ABANDONED -- DURING EXAMINATION |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |