US20030231028A1 - Method of determining reliability of semiconductor products - Google Patents
Method of determining reliability of semiconductor products Download PDFInfo
- Publication number
- US20030231028A1 US20030231028A1 US10/064,111 US6411102A US2003231028A1 US 20030231028 A1 US20030231028 A1 US 20030231028A1 US 6411102 A US6411102 A US 6411102A US 2003231028 A1 US2003231028 A1 US 2003231028A1
- Authority
- US
- United States
- Prior art keywords
- threshold voltage
- testing
- time
- voltage shift
- experimental data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/26—Testing of individual semiconductor devices
- G01R31/2607—Circuits therefor
- G01R31/2621—Circuits therefor for testing field effect transistors, i.e. FET's
Definitions
- the present invention relates to a method of determining reliability of semiconductor products, and more particularly, to a method of determining negative bias temperature instability (NBTI) of PMOS transistors.
- NBTI negative bias temperature instability
- Negative bias temperature instability becomes increasingly serious as device dimensions are continually scaled down. It has been reported by N. Kimizuka et al. ( VLSI Tech , p.73, 1999) that threshold voltage shift ( ⁇ V th ) of PMOS transistors due to NBTI degradation mode starts to limit device lifetime when oxide thickness is less than 3.5 nm.
- FIG. 1 is a schematic diagram of a prior art method of determining reliability of a semiconductor device.
- a PMOS transistor 10 is formed on an N-type substrate 12 of a semiconductor wafer.
- the prior art method includes placing the semiconductor wafer in a high temperature environment and stressing the gate 16 of the PMOS transistor 10 with a high bias 14 .
- the threshold voltage of the PMOS transistor is measured and a threshold voltage shift is calculated by operating with the initial threshold voltage of the PMOS transistor before stressing.
- reliability of the semiconductor device is evaluated.
- the prior art method requires at least 10 5 seconds for measuring the threshold voltage shift of the semiconductor device under a condition of high bias and high temperature. Therefore, the prior determining method must be operated by hand and consumes a lot of time, which results in an increase of product costs.
- a method of determining reliability of semiconductor products comprises providing a semiconductor wafer, which comprises a plurality of MOS transistors formed on its surface, and placing the semiconductor wafer in an environment of a stress temperature during a testing time period.
- the MOS transistor is simultaneously stressed with a stress voltage.
- a plurality of testing points are defined in the testing time, and the threshold voltage shift of the MOS transistor is measured at each testing point for establishing a group of experimental data.
- a relationship model of threshold voltage shift ( ⁇ V th ) vs. time (t) is provided, and the group of experimental data and the relationship model are used to depict a relation curve for predicting the threshold voltage shift of the MOS transistor when exceeding the testing time.
- the determining method of the claimed invention uses a group of experimental data and a relationship model to depict a curve for predicting threshold voltage shift of a semiconductor device. Therefore, the semiconductor device only needs to be stressed and measured for a short time for depicting a relation curve, which predicts threshold voltage shift of the device during a longer time period. Manpower and time costs of the semiconductor products are thereby effectively reduced.
- FIG. 1 is a schematic diagram of a prior art method of determining reliability of a semiconductor device.
- FIG. 2 is a relation graph displaying relationship of threshold voltage shift vs. time of a PMOS transistor stressed with different stress temperatures.
- FIG. 3 displays all constant values in a relationship model of the claimed invention, which are calculated by using experimental data under different stress temperature conditions.
- a method of determining reliability of semiconductor products first provides a semiconductor wafer, and a plurality of PMOS, NMOS, and CMOS transistors are formed on a surface of the semiconductor wafer.
- the semiconductor wafer is placed in an environment of a stress temperature during a testing time period, and the PMOS transistor is simultaneously stressed with a stress voltage.
- the method according to the present invention defines a plurality of testing points during only 10 3 to 10 4 seconds of a testing time period and measures a threshold voltage shift of the PMOS transistor at each testing point so as to establish a group of experimental data.
- the method according to the present invention provides a relationship model of threshold voltage shift ( ⁇ V th ) vs. time (t):
- ⁇ V th ( t ) B 1 [1-exp( ⁇ t/ ⁇ 1 )]+ B 2 [1-exp( ⁇ t/ ⁇ 2 )]
- B 1 and B 2 are interface defect constants
- ⁇ 1 and ⁇ 1 are time constants.
- the group of experimental data is then used to fit the relationship model by performing a curve-fitting method for calculating values of B 1 , B 2 and ⁇ 1 , ⁇ 1 Consequently, the relationship model can be depicted as a relation curve for predicting the threshold voltage shift of the PMOS transistor when exceeding the testing time.
- FIG. 2 and FIG. 3 are applications of the method according to the present invention. Please refer to FIG. 2.
- FIG. 2 is a relation graph of threshold voltage shift vs. time for a PMOS transistor, which is respectively stressed with 180° C., 140° C., 115° C., and 40° C. temperatures, and is simultaneously stressed with a stress voltage of 2.75 volts (V).
- Different shaped dots of FIG. 2 respectively represent threshold voltage shift of the PMOS transistor measured at six testing points of the above-mentioned four different stress temperatures.
- the rectangular dots represent the stress temperature of 180° C.
- the triangular dots represent the stress temperature of 140° C.
- the circular dots represent the stress temperature of 115° C.
- the diamond dots represent the stress temperature of 40° C.
- the different groups of experimental data measured in different stress temperatures are respectively used to fit the relationship model by performing a curve-fitting method so as to calculate the values of interface defect constants B 1 , B 2 and time constants ⁇ 1 , ⁇ 1 of each stress temperature, and the results are shown in FIG. 3. Since the values of each constant in the relationship model are obtained, the relationship model can be depicted as a relation curve of threshold voltage shift vs. time ( ⁇ V th vs. t). As shown in FIG.
- the four curves from top to bottom respectively represent a relationship of threshold voltage shift vs. time in a stress temperature of 180° C., 140° C., 115° C., and 40° C. Therefore, threshold voltage shift of the PMOS transistor during any time period can be predicted through the relation curves.
- the determining method of the present invention uses a group of experimental data measured during a short time period to fit a relationship model so as to depict a relation curve of threshold voltage shift vs. time of a semiconductor device. Therefore, threshold voltage shift of the semiconductor device can be predicted through the relation curve in any time period.
- the present invention provides a fast and accurate method of determining negative bias temperature instability (NBTI) of semiconductor products.
- NBTI negative bias temperature instability
- the method according to the present invention only needs to stress and measure a semiconductor device for a short time, and then a relation curve of threshold voltage vs. time is depicted for predicting threshold voltage shift of the device during a longer time period. Therefore, manpower and time costs of the semiconductor products are thereby effectively reduced.
Abstract
A method of determining reliability of semiconductor products. The method comprises providing a semiconductor wafer, which comprises a plurality of MOS transistors formed on its surface, and placing the semiconductor wafer in an environment of a stress temperature during a testing time period. The MOS transistor is simultaneously stressed with a stress voltage. A plurality of testing points are defined in the testing time, and the threshold voltage shift of the MOS transistor is measured at each testing point for establishing a group of experimental data. Finally, a relationship model of threshold voltage shift (ΔVth) vs. time (t) is provided, and the group of experimental data and the relationship model are used to depict a relation curve for predicting the threshold voltage shift of the MOS transistor when exceeding the testing time.
Description
- 1. Field of the Invention
- The present invention relates to a method of determining reliability of semiconductor products, and more particularly, to a method of determining negative bias temperature instability (NBTI) of PMOS transistors.
- 2. Description of the Prior Art
- Negative bias temperature instability (NBTI) becomes increasingly serious as device dimensions are continually scaled down. It has been reported by N. Kimizuka et al. (VLSI Tech, p.73, 1999) that threshold voltage shift (ΔVth) of PMOS transistors due to NBTI degradation mode starts to limit device lifetime when oxide thickness is less than 3.5 nm.
- Although much effort has been recently dedicated to the study of NBTI, the details of the degradation process are not well understood. Therefore, a common method of determining NBTI is by directly stressing samples through package level or wafer level at a high bias and a high temperature for a long period of time, which is at least 105 seconds. Please refer to FIG. 1. FIG. 1 is a schematic diagram of a prior art method of determining reliability of a semiconductor device. As shown in FIG. 1, a
PMOS transistor 10 is formed on an N-type substrate 12 of a semiconductor wafer. The prior art method includes placing the semiconductor wafer in a high temperature environment and stressing thegate 16 of thePMOS transistor 10 with ahigh bias 14. During a testing time period, the threshold voltage of the PMOS transistor is measured and a threshold voltage shift is calculated by operating with the initial threshold voltage of the PMOS transistor before stressing. Furthermore, reliability of the semiconductor device is evaluated. - The prior art method requires at least 105 seconds for measuring the threshold voltage shift of the semiconductor device under a condition of high bias and high temperature. Therefore, the prior determining method must be operated by hand and consumes a lot of time, which results in an increase of product costs.
- It is therefore a primary objective of the claimed invention to provide a method of determining reliability of semiconductor products for solving the above-mentioned problems.
- According to the claimed invention, a method of determining reliability of semiconductor products is provided. The method comprises providing a semiconductor wafer, which comprises a plurality of MOS transistors formed on its surface, and placing the semiconductor wafer in an environment of a stress temperature during a testing time period. The MOS transistor is simultaneously stressed with a stress voltage. A plurality of testing points are defined in the testing time, and the threshold voltage shift of the MOS transistor is measured at each testing point for establishing a group of experimental data. Finally, a relationship model of threshold voltage shift (ΔVth) vs. time (t) is provided, and the group of experimental data and the relationship model are used to depict a relation curve for predicting the threshold voltage shift of the MOS transistor when exceeding the testing time.
- It is an advantage over the prior art that the determining method of the claimed invention uses a group of experimental data and a relationship model to depict a curve for predicting threshold voltage shift of a semiconductor device. Therefore, the semiconductor device only needs to be stressed and measured for a short time for depicting a relation curve, which predicts threshold voltage shift of the device during a longer time period. Manpower and time costs of the semiconductor products are thereby effectively reduced.
- These and other objectives of the claimed invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment, which is illustrated in the multiple figures and drawings.
- FIG. 1 is a schematic diagram of a prior art method of determining reliability of a semiconductor device.
- FIG. 2 is a relation graph displaying relationship of threshold voltage shift vs. time of a PMOS transistor stressed with different stress temperatures.
- FIG. 3 displays all constant values in a relationship model of the claimed invention, which are calculated by using experimental data under different stress temperature conditions.
- A method of determining reliability of semiconductor products according to the present invention first provides a semiconductor wafer, and a plurality of PMOS, NMOS, and CMOS transistors are formed on a surface of the semiconductor wafer. As with the prior art determining method shown in FIG. 1, the semiconductor wafer is placed in an environment of a stress temperature during a testing time period, and the PMOS transistor is simultaneously stressed with a stress voltage. Differing from the prior art method, the method according to the present invention defines a plurality of testing points during only 103 to 104 seconds of a testing time period and measures a threshold voltage shift of the PMOS transistor at each testing point so as to establish a group of experimental data. At the same time, the method according to the present invention provides a relationship model of threshold voltage shift (ΔVth) vs. time (t):
- ΔVth(t)=B 1[1-exp(−t/τ 1)]+B 2[1-exp(−t/τ 2)]
- where B1 and B2 are interface defect constants, and τ1 and τ1 are time constants. The group of experimental data is then used to fit the relationship model by performing a curve-fitting method for calculating values of B1, B2 and τ1, τ1 Consequently, the relationship model can be depicted as a relation curve for predicting the threshold voltage shift of the PMOS transistor when exceeding the testing time.
- FIG. 2 and FIG. 3 are applications of the method according to the present invention. Please refer to FIG. 2. FIG. 2 is a relation graph of threshold voltage shift vs. time for a PMOS transistor, which is respectively stressed with 180° C., 140° C., 115° C., and 40° C. temperatures, and is simultaneously stressed with a stress voltage of 2.75 volts (V). Different shaped dots of FIG. 2 respectively represent threshold voltage shift of the PMOS transistor measured at six testing points of the above-mentioned four different stress temperatures. Therein, the rectangular dots represent the stress temperature of 180° C., the triangular dots represent the stress temperature of 140° C., the circular dots represent the stress temperature of 115° C., and the diamond dots represent the stress temperature of 40° C. The different groups of experimental data measured in different stress temperatures are respectively used to fit the relationship model by performing a curve-fitting method so as to calculate the values of interface defect constants B1, B2 and time constants τ1, τ1 of each stress temperature, and the results are shown in FIG. 3. Since the values of each constant in the relationship model are obtained, the relationship model can be depicted as a relation curve of threshold voltage shift vs. time (ΔVthvs. t). As shown in FIG. 2, the four curves from top to bottom respectively represent a relationship of threshold voltage shift vs. time in a stress temperature of 180° C., 140° C., 115° C., and 40° C. Therefore, threshold voltage shift of the PMOS transistor during any time period can be predicted through the relation curves. The determining method of the present invention uses a group of experimental data measured during a short time period to fit a relationship model so as to depict a relation curve of threshold voltage shift vs. time of a semiconductor device. Therefore, threshold voltage shift of the semiconductor device can be predicted through the relation curve in any time period. In brief, the present invention provides a fast and accurate method of determining negative bias temperature instability (NBTI) of semiconductor products. Comparing to the prior art method, the method according to the present invention only needs to stress and measure a semiconductor device for a short time, and then a relation curve of threshold voltage vs. time is depicted for predicting threshold voltage shift of the device during a longer time period. Therefore, manpower and time costs of the semiconductor products are thereby effectively reduced. Those skilled in the art will readily observe that numerous modifications and alterations of the device may be made while retaining the teaching of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.
Claims (11)
1. A method of determining reliability of semiconductor products, the method comprising:
providing a semiconductor wafer, and a plurality of metal-oxide-semiconductor (MOS) transistors being formed on a surface of the semiconductor wafer;
placing the semiconductor wafer in an environment of a stress temperature during a testing time period, and simultaneously stressing the MOS transistor with a stress voltage;
defining a plurality of testing points in the testing time, and measuring a threshold voltage shift of the MOS transistor at each testing point so as to establish a group of experimental data;
providing a relationship model of threshold voltage shift (ΔVth) vs. time (t); and
using the group of experimental data and the relationship model to depict a relation curve for predicting the threshold voltage shift of the MOS transistor when exceeding the testing time.
2. The method of claim 1 wherein the model of threshold voltage shift (ΔVth) vs. time (t) is:
ΔV th(t)=B 1[1-exp(−t/τ 1)]+B 2[1-exp(−t/τ 2)]
3. The method of claim 2 wherein B1 and B2 are interface defect constants, and τ1 and τ1 are time constants.
4. The method of claim 1 wherein the plurality of MOS transistors comprise N-channel MOS (NMOS), P-channel MOS (PMOS), and C-channel MOS (CMOS) transistors.
5. The method of claim 1 wherein the method is used to experiment negative bias temperature instability (NBTI) of the semiconductor products.
6. The method of claim 1 wherein the testing time is about 103 to 104 seconds.
7. The method of claim 1 wherein the group of experimental data is used to fit the relationship model by performing a curve-fitting method before depicting the relation curve.
8. A method of determining negative bias temperature instability (NBTI) of a P-channel metal-oxide-semiconductor (PMOS) transistor, the PMOS transistor being formed on a semiconductor wafer, the method comprising:
placing the semiconductor wafer in an environment of a stress temperature during a testing time period, and simultaneously stressing the PMOS transistor with a stress voltage;
defining a plurality of testing points in the testing time, and measuring a threshold voltage shift of the PMOS transistor at each testing point so as to establish a group of experimental data;
providing a relationship model of threshold voltage shift (ΔVth) vs. time (t):
ΔV th(t)=B 1[1-exp(−t/τ 1)]+B 2[1-exp(−t/τ 2)]; and
using the group of experimental data and the relationship model to depict a relation curve for predicting the threshold voltage shift of the PMOS transistor when exceeding the testing time.
9. The method of claim 8 wherein the testing time is about 103 to 104 seconds.
10. The method of claim 8 wherein B1 and B2 are interface defect constants, and τ1 and τ1 are time constants.
11. The method of claim 8 wherein the group of experimental data is used to fit the relationship model by performing a curve-fitting method before depicting the relation curve.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/064,111 US6653856B1 (en) | 2002-06-12 | 2002-06-12 | Method of determining reliability of semiconductor products |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/064,111 US6653856B1 (en) | 2002-06-12 | 2002-06-12 | Method of determining reliability of semiconductor products |
Publications (2)
Publication Number | Publication Date |
---|---|
US6653856B1 US6653856B1 (en) | 2003-11-25 |
US20030231028A1 true US20030231028A1 (en) | 2003-12-18 |
Family
ID=29581869
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/064,111 Expired - Lifetime US6653856B1 (en) | 2002-06-12 | 2002-06-12 | Method of determining reliability of semiconductor products |
Country Status (1)
Country | Link |
---|---|
US (1) | US6653856B1 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060049842A1 (en) * | 2004-09-07 | 2006-03-09 | Krishnan Anand T | System and method for accurate negative bias temperature instability characterization |
US7057395B1 (en) * | 2005-03-04 | 2006-06-06 | Agilent Technologies, Inc. | Method for diagnosing open defects on non-contacted nodes of an electronic device from measurements of capacitively coupled nodes |
FR2900479A1 (en) * | 2006-04-27 | 2007-11-02 | St Microelectronics Crolles 2 | Clock circuit for e.g. chip card, has central processing unit controlling switch to apply positive stress voltage to gate and to connect drain and source to ground to provide positive bias temperature instability type stress in transistor |
US20080027700A1 (en) * | 2006-07-28 | 2008-01-31 | Akinari Kinoshita | Simulation model of BT instability of transistor |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6869862B2 (en) * | 2002-08-09 | 2005-03-22 | Texas Instruments Incorporated | Method for improving a physical property defect value of a gate dielectric |
US7103861B2 (en) * | 2004-06-10 | 2006-09-05 | Chartered Semiconductor Manufacturing Ltd. | Test structure for automatic dynamic negative-bias temperature instability testing |
US7608515B2 (en) * | 2006-02-14 | 2009-10-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Diffusion layer for stressed semiconductor devices |
CA2745720A1 (en) | 2008-09-18 | 2010-03-25 | Paul Fathauer | Printed circuit assembly for a solenoid module for an automatic transmission |
US8698552B2 (en) | 2009-11-06 | 2014-04-15 | Freescale Semiconductor, Inc. | Response to wearout in an electronic device |
US9970533B2 (en) | 2013-11-27 | 2018-05-15 | Advanced Powertrain Engineering, Llc | Solenoid rebuilding method for automatic transmissions |
CN107889525B (en) | 2015-05-05 | 2021-10-15 | 阿里埃勒大学研究与发展有限公司 | Ring oscillator test circuit |
CN111381140B (en) * | 2018-12-29 | 2022-04-15 | 长鑫存储技术有限公司 | Semiconductor element testing method and apparatus |
CN110045258A (en) * | 2019-03-26 | 2019-07-23 | 电子科技大学 | A kind of test method of the using pseudo-random sequence signal NBTI effect as voltage stress |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6456104B1 (en) * | 1999-08-18 | 2002-09-24 | International Business Machines Corporation | Method and structure for in-line monitoring of negative bias temperature instability in field effect transistors |
US6476632B1 (en) * | 2000-06-22 | 2002-11-05 | International Business Machines Corporation | Ring oscillator design for MOSFET device reliability investigations and its use for in-line monitoring |
US6521469B1 (en) * | 2000-09-25 | 2003-02-18 | International Business Machines Corporation | Line monitoring of negative bias temperature instabilities by hole injection methods |
-
2002
- 2002-06-12 US US10/064,111 patent/US6653856B1/en not_active Expired - Lifetime
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6456104B1 (en) * | 1999-08-18 | 2002-09-24 | International Business Machines Corporation | Method and structure for in-line monitoring of negative bias temperature instability in field effect transistors |
US6476632B1 (en) * | 2000-06-22 | 2002-11-05 | International Business Machines Corporation | Ring oscillator design for MOSFET device reliability investigations and its use for in-line monitoring |
US6521469B1 (en) * | 2000-09-25 | 2003-02-18 | International Business Machines Corporation | Line monitoring of negative bias temperature instabilities by hole injection methods |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060049842A1 (en) * | 2004-09-07 | 2006-03-09 | Krishnan Anand T | System and method for accurate negative bias temperature instability characterization |
US20060076971A1 (en) * | 2004-09-07 | 2006-04-13 | Krishnan Anand T | System and method for accurate negative bias temperature instability characterization |
US7212023B2 (en) | 2004-09-07 | 2007-05-01 | Texas Instruments Incorporated | System and method for accurate negative bias temperature instability characterization |
US7218132B2 (en) | 2004-09-07 | 2007-05-15 | Texas Instruments Incorporated | System and method for accurate negative bias temperature instability characterization |
US7057395B1 (en) * | 2005-03-04 | 2006-06-06 | Agilent Technologies, Inc. | Method for diagnosing open defects on non-contacted nodes of an electronic device from measurements of capacitively coupled nodes |
FR2900479A1 (en) * | 2006-04-27 | 2007-11-02 | St Microelectronics Crolles 2 | Clock circuit for e.g. chip card, has central processing unit controlling switch to apply positive stress voltage to gate and to connect drain and source to ground to provide positive bias temperature instability type stress in transistor |
US20070296480A1 (en) * | 2006-04-27 | 2007-12-27 | Stmicroelectronics (Crolles 2) Sas | Clock circuits and counting values in integrated circuits |
US7660691B2 (en) | 2006-04-27 | 2010-02-09 | Stmicroelectronics (Crolles 2) Sas | Clock circuits and counting values in integrated circuits |
US20100204944A1 (en) * | 2006-04-27 | 2010-08-12 | Stmicroelectronics (Crolles 2) Sas | Clock circuits and counting values in integrated circuits |
US7966144B2 (en) | 2006-04-27 | 2011-06-21 | Stmicroelectronics (Crolles 2) Sas | Clock circuits and counting values in integrated circuits |
US20080027700A1 (en) * | 2006-07-28 | 2008-01-31 | Akinari Kinoshita | Simulation model of BT instability of transistor |
US8271254B2 (en) * | 2006-07-28 | 2012-09-18 | Panasonic Corporation | Simulation model of BT instability of transistor |
Also Published As
Publication number | Publication date |
---|---|
US6653856B1 (en) | 2003-11-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6653856B1 (en) | Method of determining reliability of semiconductor products | |
CN103063995B (en) | Method for predicating reliability service life of silicon on insulator (SOI) metal-oxide -semiconductor field effect transistor (MOSFET) device | |
JPH075231A (en) | Method and apparatus for screening of reliability of semiconductor circuit | |
US10041994B2 (en) | Method and system for predicting high-temperature operating life of SRAM devices | |
CN101089642B (en) | Method of accelerating hot carrier injection investigating | |
Gao et al. | Reliable time exponents for long term prediction of negative bias temperature instability by extrapolation | |
Groeseneken et al. | Trends and perspectives for electrical characterization and reliability assessment in advanced CMOS technologies | |
US10054630B2 (en) | Methods, apparatus and system for screening process splits for technology development | |
US8362794B2 (en) | Method and system for assessing reliability of integrated circuit | |
US8000935B2 (en) | Diagnostic method for root-cause analysis of FET performance variation | |
Mizutani et al. | Measuring threshold voltage variability of 10G transistors | |
US6777708B1 (en) | Apparatus and methods for determining floating body effects in SOI devices | |
US9599656B2 (en) | Methods, apparatus and system for voltage ramp testing | |
EP1085333B1 (en) | Method for determining iddq | |
US6524872B1 (en) | Using fast hot-carrier aging method for measuring plasma charging damage | |
TW581875B (en) | Method of determining reliability of semiconductor products | |
JPH06326315A (en) | Tft and evaluation of its realiability | |
Krishnan et al. | Mechanistic understanding of breakdown and bias temperature instability in high-k metal devices using inline fast ramped bias test | |
Chien et al. | Early detection and prediction of HKMG SRAM HTOL performance by WLR PBTI tests | |
Lee et al. | An electrical failure analysis (EFA) flow to quantitatively identify invisible defect on individual transistor: Using the characterization of random dopant fluctuation (RDF) as an example | |
Djezzar et al. | Using oxide-trap charge-pumping method in radiation-reliability analysis of short lightly doped drain transistor | |
Chen et al. | Impact of process-induced strain on Coulomb scattering mobility in short-channel n-MOSFETs | |
Abe et al. | Statistical evaluation of dynamic junction leakage current fluctuation using a simple arrayed capacitors circuit | |
Chen et al. | Investigation of Coulomb mobility in nanoscale strained PMOSFETs | |
Zhao et al. | Voltage Ramp Stress Test Optimization for Wafer Level Hot Carrier Monitoring in FinFET |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: UNITED MICROELECTRONICS CORP., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LIU, CHUAN-HSI;REEL/FRAME:012787/0536 Effective date: 20020531 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |