US20030002338A1 - Biasing scheme of floating unselected wordlines and bitlines of a diode-based memory array - Google Patents
Biasing scheme of floating unselected wordlines and bitlines of a diode-based memory array Download PDFInfo
- Publication number
- US20030002338A1 US20030002338A1 US10/225,217 US22521702A US2003002338A1 US 20030002338 A1 US20030002338 A1 US 20030002338A1 US 22521702 A US22521702 A US 22521702A US 2003002338 A1 US2003002338 A1 US 2003002338A1
- Authority
- US
- United States
- Prior art keywords
- unselected
- wordlines
- bitlines
- wordline
- bitline
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/003—Cell access
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/36—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using diodes, e.g. as threshold elements, i.e. diodes assuming a stable ON-stage when driven above their threshold (S- or N-characteristic)
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0004—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements comprising amorphous/crystalline phase transition cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0023—Address circuits or decoders
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0023—Address circuits or decoders
- G11C13/0028—Word-line or row circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0069—Writing or programming circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/08—Word line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, for word lines
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0069—Writing or programming circuits or methods
- G11C2013/0078—Write using current through the cell
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/70—Resistive array aspects
- G11C2213/72—Array wherein the access device being a diode
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/70—Resistive array aspects
- G11C2213/74—Array wherein each memory cell has more than one access device
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/70—Resistive array aspects
- G11C2213/76—Array using an access device for each cell which being not a transistor and not a diode
Definitions
- This invention is generally related to techniques for programming an array of memory cells (in a solid state integrated circuit device) that have a diode structure within each cell, and particularly related to a scheme for biasing the unselected wordlines and bitlines of the array, while applying a programming pulse to the selected wordline and bitline, to reduce reverse leakage of the diode structures in the array.
- a diode structure can appear in a memory cell for a variety of reasons. For instance, in certain types of solid state memory devices that use a structural phase-change material as the programmable data storage mechanism, a parasitic diode is formed in series with the phase-change material. If the array is large and increased power consumption in the overall system is a concern, then the cumulative effect of reverse leakage in a large number of unselected cells becomes a problem whenever a small number of selected cells are being programmed. To help explain this problem, it is instructive to understand the circuitry in an exemplary memory cell and how a diode-based memory is programmed conventionally.
- FIG. 1 shows a schematic circuit of part of an array 104 of diode-based phase-change material memory cells.
- the array 104 has a number of vertically oriented conductive lines 112 _ 1 , 112 _ 2 , . . . 112 — n ⁇ 1, 112 — n , 112 — n+ 1, . . . ( 112 ), sometimes called bitlines, and a number of horizontally oriented conductive lines 108 _ 1 , 108 _ 2 , . . . 108 — n ⁇ 1, 108 — n , 108 — n+ 1, . . . ( 108 ), sometimes called wordlines.
- the cross-point matrix arrangement of the bitlines 112 and the wordlines 108 allows each crossing of a bitline-wordline pair to be associated with a separate memory cell 114 having an index (i, j).
- index (i, j) an index (i, j)
- FIG. 1 To make it easier to explain the programming technique, only a 3 ⁇ 3 matrix of cells 114 , immediately surrounding the 114 _( n,n ) cell, is shown in FIG. 1. This description, however, is applicable to virtually any size of memory array.
- every memory cell 114 in the array 104 may be designed to have the same structure.
- the cells are described using only one representative cell 114 _( n,n ), where it is clear that the following description is applicable to all other cells in the array.
- the memory cell 114 _( n,n ) has a diode structure 124 coupled between a separate bitline-wordline pair 112 — n - 108 _n that is selected when programming the cell 114 _( n,n ).
- the diode structure 124 is oriented such that its forward current is in the bitline-to-wordline direction.
- the memory cell 114 _( n,n ) has a volume of phase-change material 118 in series with the diode structure 124 and coupled between the bitline-wordline pair 112 — n - 108 — n.
- a fixed value matching resistor 120 is also in series with the diode structure 124 , coupled between the phase-change material 118 and the diode structure 124 .
- the material 118 acts as a programmable resistor and changes from one resistivity state to another, corresponding to a change from one type of structure to another, when the cell has been programmed.
- Programming the memory cell 114 involves passing a current pulse through the phase-change material in that cell. This can be done by subjecting the bitline-wordline pair 112 — n - 108 — n of a target memory cell 114 _( n,n ) to V hi and V lo , respectively.
- the difference V hi ⁇ V lo is sufficiently large so as induce the required programming current in the phase-change material. For instance, in a typical phase-change memory, a V hi ⁇ V lo of 2.5 Volts is sufficient to ‘reset’ the cell.
- bitline-wordline pairs that correspond to target memory cells are selected to be programmed. This is done by applying a pulse of V lo on the selected wordlines and V hi on the selected bitlines, while simultaneously keeping the unselected wordlines and bitlines at V hi and V lo , respectively.
- This condition of the array 104 which happens during the programming pulse is depicted FIG. 1 where wordline 108 — n and bitline 112 — n are the selected bitline-wordline pair (corresponding to the target cell being cell 114 _( n,n )).
- a problem with the conventional programming scheme described above is that biasing the unselected wordlines and bitlines at V hi and V lo , respectively, causes a relatively large, cumulative leakage current in a large array. For instance, consider a memory device having 1,000,000 cells arranged in a 1000 ⁇ 1000 array. Each time a cell in the device is programmed, the cells that are coupled to the 999 unselected wordlines and the 999 unselected bitlines are strongly reverse-biased at V hi ⁇ V lo . This means that the cumulative leakage current immediately before and during the programming of a single cell in such a device is on the order of 999 ⁇ 999 times the reverse leakage of one cell. This relatively high, cumulative leakage current in a memory device is not acceptable in many low power applications such as portable computing devices.
- the diode structure in the cell may be specially designed to have extremely low leakage, even while strongly reverse biased. That solution, however, will increase the cost of manufacturing the device, due to special fabrication process steps or large cell area needed to form the diode structure separate from the rest of the circuitry in the device.
- FIG. 1 shows a circuit schematic of part of an array of phase-change material memory cells while they are subjected to a conventional programming scheme.
- FIG. 2 illustrates a circuit schematic of part of a memory cell array while the array is subjected to a programming scheme according to an embodiment of the invention.
- FIG. 3 depicts a circuit schematic of the memory cell array when the unselected bitlines and wordlines are floating, showing expected voltage levels for the floating nodes.
- FIG. 4 shows a flow diagram of operations for programming a memory cell array according to an embodiment of the invention.
- FIG. 5 illustrates a block diagram of part of an integrated circuit device designed to program its memory cell array according to an embodiment of the invention.
- FIG. 6 depicts a block diagram of an embodiment of a portable application of a phase-change memory that incorporates the programming process.
- the unselected bitlines and unselected wordlines of a memory cell array in an integrated circuit (IC) are floated while simultaneously programming a target memory cell of the IC.
- IC integrated circuit
- Such a technique allows arrays in which the cells each have a diode structure coupled between a bitline and a wordline to exhibit reduced reverse leakage current in the diodes, without having to lower the programming voltages that are applied to the cells.
- leaving an electrical node floating is conventionally considered to be undesirable because of the possibility of the node floating to an undetermined voltage during operation, floating the unselected bitlines and wordlines of the diode-based memory cell array does not appear to create a risk of malfunction in the array.
- FIG. 2 a circuit schematic of part of a memory cell array that is undergoing a biasing scheme of floating unselected wordlines and bitlines while programming a target memory cell is illustrated.
- the memory cell array 204 features a number of bitlines 112 and wordlines 108 arranged in a cross-point matrix, similar to that described above in connection with FIG. 1.
- bitlines and ‘wordlines’ originated with dynamic random access memory (DRAM) technology in which the bitline carried the stored information signal while the wordline carried the control signal.
- DRAM dynamic random access memory
- they are used in a general sense to refer to conductive lines that are arranged in a cross-point matrix, for any type of solid state integrated circuit device that has the memory array 204 .
- the structure of the memory cell array 204 in FIG. 2 may be identical to the conventional array 104 shown in FIG. 1.
- the memory cell array 204 shown in FIG. 2 is as mentioned above undergoing a biasing scheme in which the unselected bitlines 112 — n ⁇ 1 and 112 — n+ 1, and unselected wordlines 108 — n+ 1 and 108 — n ⁇ 1 are floating, while simultaneously the selected bitline-wordline pair 112 — n and 108 — n is subjected to a current pulse so as to cause the diode structure in the target memory cell 114 _( n,n ) to be pulsed in a forward bias direction.
- the direction of the forward bias current in the target memory cell is consistent with the difference V hi ⁇ V lo being sufficiently large so as to induce the required programming current in the phase change material of the cell 114 _( n,n ).
- This current pulse may be induced by a conventional voltage pulse having a magnitude of 2.5 volts being sufficient to reset a phase-change memory cell.
- the invention is, of course, not limited to the use of any particular type of pulse or phase-change material in the memory cell.
- This material may be, for instance, a chalcogenide alloy that exhibits a reversible structural phase change from amorphous to crystalline.
- a small volume of the chalcogenide alloy is integrated into a circuit that allows the cell to act as a fast switching programmable resistor between a crystalline state (low resistivity) and the amorphous state (high resistivity), and is also capable of exhibiting multiple, intermediate states that allow multi-bit storage in each cell.
- the data stored in the cell is read by measuring the cell's resistance.
- the chalcogenide alloy cell is also non-volatile.
- FIG. 3 helps explain this effect by illustrating a circuit schematic of the array 204 of FIG. 2, redrawn so that the reverse biased diode structures that are coupled to the unselected bitlines and wordlines are more readily apparent.
- This drawing allows an analysis of the possible voltage levels that the floating bitlines and wordlines may assume during programming of the target cell 114 _( n,n ).
- two horizontal dotted lines are drawn, where the upper one crosses the floating/unselected wordlines 108 — n ⁇ 1, 108 — n ⁇ 2, . . .
- the lower dotted line crosses the floating/unselected bitlines 112 — n ⁇ 1, 112 — n ⁇ 2, . . . and 112 — n+ 1, 112 — n+ 2 . . . .
- the selected bitline 112 — n is at V hi while the selected wordline 108 — n is at V lo .
- V hi is larger than V lo , it is assumed that all of the diodes that are coupled between the unselected bitlines and unselected wordlines, shown in FIG. 3 as positioned between the two horizontal dotted lines, are reverse biased. However, rather than receiving the maximum reverse bias of V hi ⁇ V lo , these diodes receive a reverse bias of only up to V hi ⁇ V lo ⁇ 2*V diode .
- no cell that is coupled to an unselected bitline or an unselected wordline has its diode structure reverse-biased by more than essentially V hi ⁇ V lo ⁇ 2*V diode , where V hi ⁇ V lo is the maximum programming voltage applied to a selected bitline and a selected wordline, and V diode is a forward voltage drop of the diode structure.
- V hi ⁇ V lo is the maximum programming voltage applied to a selected bitline and a selected wordline
- V diode is a forward voltage drop of the diode structure.
- the actual reverse bias may be substantially less for certain type of memory arrays, due to the voltage drops caused by any series coupled limiting resistors and memory cell storage media (e.g. phase-change material).
- the array can be used in a wider range of applications, including as part of a dedicated memory device used in applications in which power consumption is a concern such as portable computing devices. This greater acceptance of the memory array is obtained without having to redesign the diode structure or other circuitry in each cell of the array.
- the reduced reverse bias as mentioned above can be obtained by floating the unselected bitlines and wordlines of the memory array. Floating a node may be viewed as causing that node to have a high impedance to a power supply node and a power return node which are used to derive the programming voltages in the memory array. Such high impedance may be obtained by placing in the cutoff mode all transistors that directly drive the unselected bitlines and unselected wordlines. This is depicted by the example in FIG.
- the unselected bitline 112 — n+ 1 is coupled so as to be directly driven by a stacked p-channel and n-channel metal oxide semiconductor field effect transistor (MOSFET) pair 220 and 224 , coupled between a power supply node 222 (at Vcc) and a power return node 226 (at ground).
- the programming voltage V hi can appear on the bitline 112 — n+ 1 when the MOSFET pair 220 , 224 is actively driven during the programming pulse.
- FIG. 4 what's shown is a flow diagram of a method for programming a target memory cell according to an embodiment of the invention.
- This particular embodiment begins with precharging a number of unselected bitlines and wordlines in the memory array (operation 404 ) and then floating the precharged, unselected bitlines and wordlines (operation 408 ) prior to applying a programming pulse to a selected bitline and a selected wordline (operation 412 ).
- the precharge operation 404 should not change the existing stored states in the memory array.
- the precharge operation 404 may help minimize any spikes on the supply and return nodes caused by the application of the programming pulse in operation 412 .
- the floating of the unselected bitlines and wordlines may be performed by causing each of these unselected bitlines and wordlines to have a high impedance to a power supply node and a power return node of the integrated circuit, where these power supply and power return nodes are used to derive the programming voltage that will be applied in operation 412 .
- This high impedance may be obtained by placing in cutoff all transistors (not shown) that directly drive the unselected bitlines and wordlines of the memory array.
- FIG. 5 what's shown is a block diagram of part of an IC device 504 that uses a diode-based memory cell array 204 .
- the IC device 504 includes timing logic pulse generation and drive circuitry 508 having a number of outputs each of which is coupled to a respective bitline 112 of the array 204 .
- the circuitry 508 also has a number of outputs each of which is coupled to a respective wordline 108 of the array 204 . These outputs of the circuitry 508 allow it to program target memory cell in the array 204 while simultaneously floating unselected ones of the bitlines and wordlines in the array 204 .
- the circuitry 508 also includes timing logic to insure that the target memory cell is distinguished from the unselected cells, to avoid the loss of previously stored data in the cells of the array 204 .
- the drive circuitry will insure that the generated pulses can be properly fanned out to more than one target cell simultaneously.
- the circuitry 508 may further include precharge circuitry to assist in performing the operation 404 .
- This precharge circuitry can be implemented using conventional analog techniques that bring the unselected wordlines to the desired precharge levels, such as V hi ⁇ V diode , and the unselected bitlines to the desired precharge level, e.g. V lo +V diode .
- the circuitry 508 could then immediately thereafter float these unselected bitlines and wordlines, followed by application of the programming pulse to the selected bitline-wordline pair.
- the circuitry 508 in the IC device 504 responds to input requests via address lines 512 and data lines 516 to write a single-bit or multi-bit data value to a given location in the array 204 .
- the circuitry 508 includes the necessary decoding logic that translates the address information received on the address lines 512 into the appropriate bitline-wordline pairs in the array 204 that correspond to that location.
- the timing logic, pulse generation and drive circuitry 508 may be formed on the same IC die as the memory cell array 204 , if doing so can take advantage of lower manufacturing costs and higher performance of on-chip integration techniques.
- FIG. 6 illustrates a block diagram of a portable application 604 of the phase-change memory programming process described above.
- a phase-change memory 608 is operated according to an embodiment of the programming process described above.
- the phase-change memory 608 may include one or more integrated circuit dies where each die has a memory array that is programmed according to the various embodiments of the programming techniques described above in FIGS. 1 - 5 .
- These IC dies may be separate, stand alone memory devices that are arranged in modules such as conventional dynamic random access memory (DRAM) modules, or they may be integrated with other on-chip functionalities.
- the phase-change memory 608 may be part of an I/O processor or a microcontroller.
- the application 604 may be for instance a portable notebook computer, a digital still and/or video camera, a personal digital assistant, or a mobile (cellular) hand-held telephone unit.
- an electronic system includes a processor 610 that uses the phase-change memory 608 as program memory to store code and data for its execution.
- the phase-change memory 608 may be used as a mass storage device for nonvolatile storage of code and data.
- the portable application 604 communicates with other devices, such as a personal computer or a network of computers via an I/O interface 614 .
- This I/O interface 614 may provide access to a computer peripheral bus, a high speed digital communication transmission line, or an antenna for unguided transmissions. Communications between the processor and the phase-change memory 608 and between the processor and the I/O interface 614 may be accomplished using conventional computer bus architectures.
- phase-change memory 608 The above-described components of the portable application 604 are powered by a battery 618 via a power supply bus 616 . Since the application 604 is normally battery powered, its functional components including the phase-change memory 608 should be designed to provide the desired performance at low power consumption levels. In addition, due to the restricted size of portable applications, the various components shown in FIG. 6 including the phase-change memory 608 should provide a relatively high density of functionality. Of course, there are other non-portable applications for the phase-change memory 608 that are not shown. These include, for instance, large network servers or other computing devices which may benefit from a non-volatile memory device such as the phase-change memory.
Abstract
An integrated circuit (IC) has a number of memory cells, each of which has a diode structure coupled between a bitline and a wordline that are selected when programming that cell. A target memory cell of the IC is programmed while simultaneously floating a number of unselected bitlines and wordlines in the IC.
Description
- This invention is generally related to techniques for programming an array of memory cells (in a solid state integrated circuit device) that have a diode structure within each cell, and particularly related to a scheme for biasing the unselected wordlines and bitlines of the array, while applying a programming pulse to the selected wordline and bitline, to reduce reverse leakage of the diode structures in the array.
- A diode structure can appear in a memory cell for a variety of reasons. For instance, in certain types of solid state memory devices that use a structural phase-change material as the programmable data storage mechanism, a parasitic diode is formed in series with the phase-change material. If the array is large and increased power consumption in the overall system is a concern, then the cumulative effect of reverse leakage in a large number of unselected cells becomes a problem whenever a small number of selected cells are being programmed. To help explain this problem, it is instructive to understand the circuitry in an exemplary memory cell and how a diode-based memory is programmed conventionally.
- FIG. 1 shows a schematic circuit of part of an
array 104 of diode-based phase-change material memory cells. Thearray 104 has a number of vertically oriented conductive lines 112_1, 112_2, . . . 112 — n−1, 112 — n, 112 — n+1, . . . (112), sometimes called bitlines, and a number of horizontally oriented conductive lines 108_1, 108_2, . . . 108 — n−1, 108 — n, 108 — n+1, . . . (108), sometimes called wordlines. The cross-point matrix arrangement of thebitlines 112 and the wordlines 108 allows each crossing of a bitline-wordline pair to be associated with aseparate memory cell 114 having an index (i, j). To make it easier to explain the programming technique, only a 3×3 matrix ofcells 114, immediately surrounding the 114_(n,n) cell, is shown in FIG. 1. This description, however, is applicable to virtually any size of memory array. - To achieve low manufacturing costs in large volumes, every
memory cell 114 in thearray 104 may be designed to have the same structure. Thus, the cells are described using only one representative cell 114_(n,n), where it is clear that the following description is applicable to all other cells in the array. The memory cell 114_(n,n) has adiode structure 124 coupled between a separate bitline-wordline pair 112 — n-108_n that is selected when programming the cell 114_(n,n). Thediode structure 124 is oriented such that its forward current is in the bitline-to-wordline direction. In addition, the memory cell 114_(n,n) has a volume of phase-change material 118 in series with thediode structure 124 and coupled between the bitline-wordline pair 112 — n-108 — n. A fixedvalue matching resistor 120 is also in series with thediode structure 124, coupled between the phase-change material 118 and thediode structure 124. Thematerial 118 acts as a programmable resistor and changes from one resistivity state to another, corresponding to a change from one type of structure to another, when the cell has been programmed. - Programming the
memory cell 114 involves passing a current pulse through the phase-change material in that cell. This can be done by subjecting the bitline-wordline pair 112 — n-108 — n of a target memory cell 114_(n,n) to Vhi and Vlo, respectively. The difference Vhi−Vlo is sufficiently large so as induce the required programming current in the phase-change material. For instance, in a typical phase-change memory, a Vhi−Vlo of 2.5 Volts is sufficient to ‘reset’ the cell. - When one or more target memory cells are being programmed, the states of other cells in the
array 104 should not be affected. In a conventional programming scheme applied to thearray 104 shown in FIG. 1, this is achieved by first applying and maintaining Vhi on all wordlines 108 and Vlo on allbitlines 112. This biasing scheme will strongly reverse-bias eachdiode structure 124 in everycell 114 of thearray 104, thereby causing a diode reverse leakage current through the phase-change material. Even at a relatively strong reverse-bias voltage of 2.5 Volts, the reverse leakage current is so small that the state of the phase-change material (and hence the cell) does not change. - While the diode structures in all cells are kept strongly reverse-biased as described in the previous paragraph, those bitline-wordline pairs that correspond to target memory cells are selected to be programmed. This is done by applying a pulse of Vlo on the selected wordlines and Vhi on the selected bitlines, while simultaneously keeping the unselected wordlines and bitlines at Vhi and Vlo, respectively. This condition of the
array 104 which happens during the programming pulse is depicted FIG. 1 where wordline 108 — n and bitline 112 — n are the selected bitline-wordline pair (corresponding to the target cell being cell 114_(n,n)). Except for the target cell 114_(n,n), it can be seen that the diodes in the other cells that are coupled to the selected bitline-wordline pair are zero voltage biased, and hence the state of these cells is not affected. All other cells of thearray 104 that are coupled to the unselected wordlines and bitlines, however, remain strongly reverse-biased. - A problem with the conventional programming scheme described above is that biasing the unselected wordlines and bitlines at Vhi and Vlo, respectively, causes a relatively large, cumulative leakage current in a large array. For instance, consider a memory device having 1,000,000 cells arranged in a 1000×1000 array. Each time a cell in the device is programmed, the cells that are coupled to the 999 unselected wordlines and the 999 unselected bitlines are strongly reverse-biased at Vhi−Vlo. This means that the cumulative leakage current immediately before and during the programming of a single cell in such a device is on the order of 999×999 times the reverse leakage of one cell. This relatively high, cumulative leakage current in a memory device is not acceptable in many low power applications such as portable computing devices. Although a reduction in Vhi−Vlo will lower the leakage current, such a flexibility in the programming voltage may generally not be available due to the programming requirements of the cells. As an alternative, the diode structure in the cell may be specially designed to have extremely low leakage, even while strongly reverse biased. That solution, however, will increase the cost of manufacturing the device, due to special fabrication process steps or large cell area needed to form the diode structure separate from the rest of the circuitry in the device.
- The invention is illustrated by way of example and not by way of limitation in the figures of the accompanying drawings in which like references indicate similar elements. It should be noted that references to “an” embodiment in this disclosure are not necessarily to the same embodiment, and they mean at least one.
- FIG. 1 shows a circuit schematic of part of an array of phase-change material memory cells while they are subjected to a conventional programming scheme.
- FIG. 2 illustrates a circuit schematic of part of a memory cell array while the array is subjected to a programming scheme according to an embodiment of the invention.
- FIG. 3 depicts a circuit schematic of the memory cell array when the unselected bitlines and wordlines are floating, showing expected voltage levels for the floating nodes.
- FIG. 4 shows a flow diagram of operations for programming a memory cell array according to an embodiment of the invention.
- FIG. 5 illustrates a block diagram of part of an integrated circuit device designed to program its memory cell array according to an embodiment of the invention.
- FIG. 6 depicts a block diagram of an embodiment of a portable application of a phase-change memory that incorporates the programming process.
- According to an embodiment of the invention, the unselected bitlines and unselected wordlines of a memory cell array in an integrated circuit (IC) are floated while simultaneously programming a target memory cell of the IC. Such a technique allows arrays in which the cells each have a diode structure coupled between a bitline and a wordline to exhibit reduced reverse leakage current in the diodes, without having to lower the programming voltages that are applied to the cells. Although leaving an electrical node floating is conventionally considered to be undesirable because of the possibility of the node floating to an undetermined voltage during operation, floating the unselected bitlines and wordlines of the diode-based memory cell array does not appear to create a risk of malfunction in the array.
- Turning now to FIG. 2, a circuit schematic of part of a memory cell array that is undergoing a biasing scheme of floating unselected wordlines and bitlines while programming a target memory cell is illustrated. The
memory cell array 204 features a number ofbitlines 112 and wordlines 108 arranged in a cross-point matrix, similar to that described above in connection with FIG. 1. It should be noted that the terms ‘bitlines’ and ‘wordlines’ originated with dynamic random access memory (DRAM) technology in which the bitline carried the stored information signal while the wordline carried the control signal. Here, however, they are used in a general sense to refer to conductive lines that are arranged in a cross-point matrix, for any type of solid state integrated circuit device that has thememory array 204. For the purposes of this description, the structure of thememory cell array 204 in FIG. 2 may be identical to theconventional array 104 shown in FIG. 1. - The
memory cell array 204 shown in FIG. 2 is as mentioned above undergoing a biasing scheme in which the unselected bitlines 112 — n−1 and 112 — n+1, and unselected wordlines 108 — n+1 and 108 — n−1 are floating, while simultaneously the selected bitline-wordline pair 112 — n and 108 — n is subjected to a current pulse so as to cause the diode structure in the target memory cell 114_(n,n) to be pulsed in a forward bias direction. The direction of the forward bias current in the target memory cell is consistent with the difference Vhi−Vlo being sufficiently large so as to induce the required programming current in the phase change material of the cell 114_(n,n). This current pulse may be induced by a conventional voltage pulse having a magnitude of 2.5 volts being sufficient to reset a phase-change memory cell. The invention is, of course, not limited to the use of any particular type of pulse or phase-change material in the memory cell. This material may be, for instance, a chalcogenide alloy that exhibits a reversible structural phase change from amorphous to crystalline. A small volume of the chalcogenide alloy is integrated into a circuit that allows the cell to act as a fast switching programmable resistor between a crystalline state (low resistivity) and the amorphous state (high resistivity), and is also capable of exhibiting multiple, intermediate states that allow multi-bit storage in each cell. The data stored in the cell is read by measuring the cell's resistance. The chalcogenide alloy cell is also non-volatile. - It is believed that a reduction in the cumulative leakage current of the memory array may be achieved by using the biasing scheme of floating the unselected wordlines and bitlines while programming the target memory cell. FIG. 3 helps explain this effect by illustrating a circuit schematic of the
array 204 of FIG. 2, redrawn so that the reverse biased diode structures that are coupled to the unselected bitlines and wordlines are more readily apparent. This drawing allows an analysis of the possible voltage levels that the floating bitlines and wordlines may assume during programming of the target cell 114_(n,n). Continuing to refer to FIG. 3, two horizontal dotted lines are drawn, where the upper one crosses the floating/unselected wordlines 108 — n−1, 108 — n−2, . . . and 108 — n+1, 108 — n+2, . . . . The lower dotted line crosses the floating/unselected bitlines 112 — n−1, 112 — n−2, . . . and 112 — n+1, 112 — n+2 . . . . The selected bitline 112 — n is at Vhi while the selected wordline 108 — n is at Vlo. - Since Vhi is larger than Vlo, it is assumed that all of the diodes that are coupled between the unselected bitlines and unselected wordlines, shown in FIG. 3 as positioned between the two horizontal dotted lines, are reverse biased. However, rather than receiving the maximum reverse bias of Vhi−Vlo, these diodes receive a reverse bias of only up to Vhi−Vlo−2*Vdiode. In other words, no cell that is coupled to an unselected bitline or an unselected wordline has its diode structure reverse-biased by more than essentially Vhi−Vlo−2*Vdiode, where Vhi−Vlo is the maximum programming voltage applied to a selected bitline and a selected wordline, and Vdiode is a forward voltage drop of the diode structure. In practice, the actual reverse bias may be substantially less for certain type of memory arrays, due to the voltage drops caused by any series coupled limiting resistors and memory cell storage media (e.g. phase-change material). By reducing the maximum reverse bias that is subjected to the unselected cells of the memory array, the cumulative leakage current of the array during programming is substantially reduced. With reduced leakage current, the array can be used in a wider range of applications, including as part of a dedicated memory device used in applications in which power consumption is a concern such as portable computing devices. This greater acceptance of the memory array is obtained without having to redesign the diode structure or other circuitry in each cell of the array.
- The reduced reverse bias as mentioned above can be obtained by floating the unselected bitlines and wordlines of the memory array. Floating a node may be viewed as causing that node to have a high impedance to a power supply node and a power return node which are used to derive the programming voltages in the memory array. Such high impedance may be obtained by placing in the cutoff mode all transistors that directly drive the unselected bitlines and unselected wordlines. This is depicted by the example in FIG. 2 in which the
unselected bitline 112 — n+1 is coupled so as to be directly driven by a stacked p-channel and n-channel metal oxide semiconductor field effect transistor (MOSFET)pair bitline 112 — n+1 when theMOSFET pair - Turning now to FIG. 4, what's shown is a flow diagram of a method for programming a target memory cell according to an embodiment of the invention. This particular embodiment begins with precharging a number of unselected bitlines and wordlines in the memory array (operation404) and then floating the precharged, unselected bitlines and wordlines (operation 408) prior to applying a programming pulse to a selected bitline and a selected wordline (operation 412). The
precharge operation 404 should not change the existing stored states in the memory array. It may charge the unselected bitlines to, for instance, Vdiode+Vlo, and charge the unselected wordlines to, for instance, Vhi−Vdiode; these are the voltages to which the unselected bitlines and wordlines are expected to float. It should be noted that although theprecharge operation 404 is optional, its use may help minimize any spikes on the supply and return nodes caused by the application of the programming pulse inoperation 412. As mentioned above, the floating of the unselected bitlines and wordlines may be performed by causing each of these unselected bitlines and wordlines to have a high impedance to a power supply node and a power return node of the integrated circuit, where these power supply and power return nodes are used to derive the programming voltage that will be applied inoperation 412. This high impedance may be obtained by placing in cutoff all transistors (not shown) that directly drive the unselected bitlines and wordlines of the memory array. - Referring now to FIG. 5, what's shown is a block diagram of part of an
IC device 504 that uses a diode-basedmemory cell array 204. TheIC device 504 includes timing logic pulse generation and drivecircuitry 508 having a number of outputs each of which is coupled to arespective bitline 112 of thearray 204. Thecircuitry 508 also has a number of outputs each of which is coupled to a respective wordline 108 of thearray 204. These outputs of thecircuitry 508 allow it to program target memory cell in thearray 204 while simultaneously floating unselected ones of the bitlines and wordlines in thearray 204. Conventional analog or digital circuit design techniques may be used to implement the pulse generation circuitry that is able to generate the required programming pulse voltage and current levels needed to program each cell. Thecircuitry 508 also includes timing logic to insure that the target memory cell is distinguished from the unselected cells, to avoid the loss of previously stored data in the cells of thearray 204. The drive circuitry will insure that the generated pulses can be properly fanned out to more than one target cell simultaneously. - In addition to circuitry needed for the programming and floating operations described above in FIG. 4, the
circuitry 508 may further include precharge circuitry to assist in performing theoperation 404. This precharge circuitry can be implemented using conventional analog techniques that bring the unselected wordlines to the desired precharge levels, such as Vhi−Vdiode, and the unselected bitlines to the desired precharge level, e.g. Vlo+Vdiode. Thecircuitry 508 could then immediately thereafter float these unselected bitlines and wordlines, followed by application of the programming pulse to the selected bitline-wordline pair. - The
circuitry 508 in theIC device 504 responds to input requests viaaddress lines 512 anddata lines 516 to write a single-bit or multi-bit data value to a given location in thearray 204. Thus, thecircuitry 508 includes the necessary decoding logic that translates the address information received on theaddress lines 512 into the appropriate bitline-wordline pairs in thearray 204 that correspond to that location. Thus, it should be noted that although the above description refers to a single target memory cell being programmed, while unselected bitlines and wordlines in the memory device are floating, the concepts are also applicable to simultaneously program a number of target memory cells. For instance, depending upon the particular write request that has been received by thecircuitry 508, a number of target memory cells that are coupled to the same wordline, and where each target cell is coupled to a different bitline, are to be programmed simultaneously. This means that there can be multiple bitline-wordline pairs which are selected simultaneously to be programmed. - The timing logic, pulse generation and drive
circuitry 508 may be formed on the same IC die as thememory cell array 204, if doing so can take advantage of lower manufacturing costs and higher performance of on-chip integration techniques. - FIG. 6 illustrates a block diagram of a
portable application 604 of the phase-change memory programming process described above. A phase-change memory 608 is operated according to an embodiment of the programming process described above. The phase-change memory 608 may include one or more integrated circuit dies where each die has a memory array that is programmed according to the various embodiments of the programming techniques described above in FIGS. 1-5. These IC dies may be separate, stand alone memory devices that are arranged in modules such as conventional dynamic random access memory (DRAM) modules, or they may be integrated with other on-chip functionalities. In the latter embodiments, the phase-change memory 608 may be part of an I/O processor or a microcontroller. - The
application 604 may be for instance a portable notebook computer, a digital still and/or video camera, a personal digital assistant, or a mobile (cellular) hand-held telephone unit. In all of these applications, an electronic system includes aprocessor 610 that uses the phase-change memory 608 as program memory to store code and data for its execution. Alternatively, the phase-change memory 608 may be used as a mass storage device for nonvolatile storage of code and data. Theportable application 604 communicates with other devices, such as a personal computer or a network of computers via an I/O interface 614. This I/O interface 614 may provide access to a computer peripheral bus, a high speed digital communication transmission line, or an antenna for unguided transmissions. Communications between the processor and the phase-change memory 608 and between the processor and the I/O interface 614 may be accomplished using conventional computer bus architectures. - The above-described components of the
portable application 604 are powered by abattery 618 via apower supply bus 616. Since theapplication 604 is normally battery powered, its functional components including the phase-change memory 608 should be designed to provide the desired performance at low power consumption levels. In addition, due to the restricted size of portable applications, the various components shown in FIG. 6 including the phase-change memory 608 should provide a relatively high density of functionality. Of course, there are other non-portable applications for the phase-change memory 608 that are not shown. These include, for instance, large network servers or other computing devices which may benefit from a non-volatile memory device such as the phase-change memory. - To summarize, various embodiments of a biasing scheme of floating unselected wordlines and bitlines of a diode-based memory array have been described. In the foregoing specification, the invention has been described with reference to specific exemplary embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the invention as set forth in the appended claims. For instance, the invention is also applicable to memory arrays in which the diodes are oriented in the opposite direction than that shown in the figures, so that their forward current is in the wordline-to-bitline direction. The specification and drawings are, accordingly, to be regarded in an illustrative rather than a restrictive sense.
Claims (20)
1. A method comprising:
floating a plurality of unselected bitlines and a plurality of unselected wordlines of an integrated circuit (IC), the IC having a plurality of memory cells each of which has a diode structure coupled between a bitline and a wordline that are selected when programming that cell; and
programming a target memory cell of the IC while simultaneously floating said plurality of unselected bitlines and said plurality of unselected wordlines.
2. The method of claim 1 wherein the programming includes applying a pulse to a selected bitline and a selected wordline of the IC so as to cause the diode structure in the target memory cell to be pulsed in a forward bias direction, wherein the unselected bitlines and wordlines remain floating during the pulse.
3. The method of claim 2 further comprising:
precharging the plurality of unselected bitlines and wordlines and then floating them, before applying the pulse to the selected bitline and wordline.
4. A method comprising:
providing each of a plurality of unselected bitlines and a plurality of unselected wordlines of an integrated circuit (IC) with high impedance to a power supply mode and a power return mode of the IC, the IC having a plurality of memory cells each of which has a diode structure coupled between a bitline and a wordline that are selected when programming that cell; and
programming a target memory cell of the IC while simultaneously providing said high impedance to said plurality of unselected bitlines and said plurality of unselected wordlines.
5. The method of claim 4 wherein the programming includes applying a pulse to a selected bitline and a selected wordline of the memory IC so as to cause the diode structure in the target memory cell to be pulsed in a forward bias direction, wherein the unselected bitlines and wordlines continue to have said high impedance during the pulse.
6. The method of claim 5 further comprising:
precharging the plurality of unselected bitlines and wordlines and then causing them to have said high impedance, before applying the pulse to the selected bitline and wordline.
7. The method of claim 4 wherein said high impedance is sufficiently high so that essentially no cell connected to an unselected bitline or an unselected wordline has its diode structure reverse-biased by more than essentially Vhi−Vlo−2*Vdiode where Vhi−Vl0 is the maximum programming voltage between a selected bitline and a selected wordline and Vdiode is a forward voltage drop of its diode structure.
8. The method of claim 4 wherein said high impedance is obtained by placing in cutoff all transistors that directly drive the plurality of unselected wordlines and the plurality of unselected bitlines.
9. An integrated circuit device comprising:
a plurality of bitlines and a plurality of wordlines;
a plurality of memory cells each of which has a diode structure coupled between a separate bitline-wordline pair of the plurality of bitlines and of the plurality of wordlines, the pair to be selected when programming that cell; and
timing logic, pulse generation and drive circuitry coupled to the plurality of bitlines and wordlines, to program a target memory cell of the plurality of memory cells while simultaneously floating unselected ones of said plurality of bitlines and unselected ones of said plurality of wordlines.
10. The integrated circuit device of claim 9 wherein the timing logic, pulse generation and drive circuitry is to program the target memory cell by applying a pulse to a selected bitline-wordline pair so as to cause the diode structure in the target memory cell to be pulsed in a forward bias direction, wherein the unselected bitlines and the unselected wordlines remain floating during the pulse.
11. The integrated circuit device of claim 10 wherein the timing logic, pulse generation and drive circuitry further includes precharge circuitry coupled to precharge the unselected bitlines and the unselected wordlines and then float them, before applying the pulse to the selected bitline-wordline pair.
12. The integrated circuit device of claim 9 wherein the timing logic, pulse generation and drive circuitry is to simultaneously program a plurality of target memory cells, of the plurality of memory cells, while simultaneously floating unselected ones of said plurality of bitlines and unselected ones of said plurality of wordlines.
13. The integrated circuit device of claim 12 wherein each of the plurality of target memory cells is coupled to the same wordline and a different bitline.
14. The integrated circuit device of claim 9 wherein each of the plurality of memory cells further includes a structural phase-change material in series with the diode structure and coupled between the bitline-wordline pair of that cell, the material of that cell is to change into a predetermined phase when that cell has been programmed.
15. The integrated circuit device of claim 9 wherein the plurality of bitlines, the plurality of wordlines, the plurality of memory cells, and the timing logic, pulse generation and drive circuitry are all formed on the same integrated circuit die.
16. An integrated circuit device comprising:
a plurality of bitlines and a plurality of wordlines;
a plurality of memory cells each of which has a diode structure coupled between a separate bitline-wordline pair of the plurality of bitlines and of the plurality of wordlines, the pair to be selected when programming that cell; and
timing logic, pulse generation and drive circuitry coupled to the plurality of bitlines and wordlines, to program a target memory cell of the plurality of memory cells while simultaneously causing unselected ones of said plurality of bitlines and unselected ones of said plurality of wordlines to have high impedance to a power supply node and a power return node of the device.
17. The integrated circuit device of claim 16 wherein the timing logic, pulse generation and drive circuitry is to program the target memory cell by applying a pulse to a selected bitline-wordline pair so as to cause the diode structure in the target memory cell to be pulsed in a forward bias direction, wherein the unselected bitlines and the unselected wordlines continue to have said high impedance during the pulse.
18. The integrated circuit device of claim 17 wherein the timing logic, pulse generation and drive circuitry further includes precharge circuitry coupled to precharge the unselected bitlines and the unselected wordlines and then cause them to have said high impedance, before applying the pulse to the selected bitline-wordline pair.
19. The integrated circuit device of claim 16 wherein the high impedance is sufficiently high so that essentially no cell connected to an unselected bitline or an unselected wordline has its diode structure reverse-biased by more than essentially Vhi−Vlo−2*Vdiode where Vhi−Vlo is the maximum programming voltage between a selected bitline-wordline pair and Vdiode is a forward voltage drop of its diode structure.
20. The integrated circuit device of claim 16 wherein said high impedance is obtained by placing in cutoff all transistors that directly drive the plurality of unselected wordlines and the plurality of unselected bitlines.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/225,217 US20030002338A1 (en) | 2001-06-29 | 2002-08-20 | Biasing scheme of floating unselected wordlines and bitlines of a diode-based memory array |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/895,599 US6462984B1 (en) | 2001-06-29 | 2001-06-29 | Biasing scheme of floating unselected wordlines and bitlines of a diode-based memory array |
US10/225,217 US20030002338A1 (en) | 2001-06-29 | 2002-08-20 | Biasing scheme of floating unselected wordlines and bitlines of a diode-based memory array |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/895,599 Continuation US6462984B1 (en) | 2001-06-29 | 2001-06-29 | Biasing scheme of floating unselected wordlines and bitlines of a diode-based memory array |
Publications (1)
Publication Number | Publication Date |
---|---|
US20030002338A1 true US20030002338A1 (en) | 2003-01-02 |
Family
ID=25404740
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/895,599 Expired - Lifetime US6462984B1 (en) | 2001-06-29 | 2001-06-29 | Biasing scheme of floating unselected wordlines and bitlines of a diode-based memory array |
US10/225,217 Abandoned US20030002338A1 (en) | 2001-06-29 | 2002-08-20 | Biasing scheme of floating unselected wordlines and bitlines of a diode-based memory array |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/895,599 Expired - Lifetime US6462984B1 (en) | 2001-06-29 | 2001-06-29 | Biasing scheme of floating unselected wordlines and bitlines of a diode-based memory array |
Country Status (1)
Country | Link |
---|---|
US (2) | US6462984B1 (en) |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1511042A1 (en) * | 2003-08-27 | 2005-03-02 | STMicroelectronics S.r.l. | Phase-change memory device with biasing of deselected bit lines |
US20060056265A1 (en) * | 2004-08-03 | 2006-03-16 | Stmicroelectronics S.R.L. | Nonvolatile phase change memory device and biasing method therefor |
US20060157679A1 (en) * | 2005-01-19 | 2006-07-20 | Matrix Semiconductor, Inc. | Structure and method for biasing phase change memory array for reliable writing |
US20060215440A1 (en) * | 2005-03-24 | 2006-09-28 | Beak-Hyung Cho | Nonvolatile memory devices having enhanced bit line and/or word line driving capability |
US20060256612A1 (en) * | 2005-05-12 | 2006-11-16 | Beak-Hyung Cho | Phase change memory device and method of driving word line thereof |
US7215592B2 (en) | 2004-06-08 | 2007-05-08 | Samsung Electronics Co., Ltd. | Memory device with reduced word line resistance |
US20100054014A1 (en) * | 2008-09-04 | 2010-03-04 | Macronix International Co., Ltd. | High density resistance based semiconductor device |
US20110103132A1 (en) * | 2009-06-03 | 2011-05-05 | Zhiqiang Wei | Nonvolatile memory element and semiconductor memory device including nonvolatile memory element |
WO2014058781A1 (en) * | 2012-10-08 | 2014-04-17 | Micron Technology, Inc. | Reducing programming disturbance in memory devices |
US20140160839A1 (en) * | 2011-07-13 | 2014-06-12 | SK Hynix Inc. | Semiconductor intergrated circuit device, method of manufacturing the same, and method of driving the same |
WO2016160158A1 (en) * | 2015-03-27 | 2016-10-06 | Intel Corporation | Apparatus and method for drift cancellation in a memory |
WO2017152001A1 (en) * | 2016-03-03 | 2017-09-08 | Microchip Technology Incorporated | Interconnect monitor utilizing both open and short detection |
US9824767B1 (en) | 2016-06-29 | 2017-11-21 | Intel Corporation | Methods and apparatus to reduce threshold voltage drift |
US10424358B2 (en) | 2017-06-12 | 2019-09-24 | Sandisk Technologies Llc | Bias control circuit with distributed architecture for memory cells |
Families Citing this family (60)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6638820B2 (en) | 2001-02-08 | 2003-10-28 | Micron Technology, Inc. | Method of forming chalcogenide comprising devices, method of precluding diffusion of a metal into adjacent chalcogenide material, and chalcogenide comprising devices |
US6734455B2 (en) * | 2001-03-15 | 2004-05-11 | Micron Technology, Inc. | Agglomeration elimination for metal sputter deposition of chalcogenides |
US7102150B2 (en) | 2001-05-11 | 2006-09-05 | Harshfield Steven T | PCRAM memory cell and method of making same |
US6590807B2 (en) * | 2001-08-02 | 2003-07-08 | Intel Corporation | Method for reading a structural phase-change memory |
US6955940B2 (en) | 2001-08-29 | 2005-10-18 | Micron Technology, Inc. | Method of forming chalcogenide comprising devices |
US20030047765A1 (en) | 2001-08-30 | 2003-03-13 | Campbell Kristy A. | Stoichiometry for chalcogenide glasses useful for memory devices and method of formation |
US6815818B2 (en) * | 2001-11-19 | 2004-11-09 | Micron Technology, Inc. | Electrode structure for use in an integrated circuit |
US6791859B2 (en) | 2001-11-20 | 2004-09-14 | Micron Technology, Inc. | Complementary bit PCRAM sense amplifier and method of operation |
US6597031B2 (en) * | 2001-12-18 | 2003-07-22 | Mitsubishi Denki Kabushiki Kaisha | Ovonic unified memory device and magnetic random access memory device |
US20030143782A1 (en) | 2002-01-31 | 2003-07-31 | Gilton Terry L. | Methods of forming germanium selenide comprising devices and methods of forming silver selenide comprising structures |
US6791885B2 (en) | 2002-02-19 | 2004-09-14 | Micron Technology, Inc. | Programmable conductor random access memory and method for sensing same |
US7151273B2 (en) | 2002-02-20 | 2006-12-19 | Micron Technology, Inc. | Silver-selenide/chalcogenide glass stack for resistance variable memory |
US6809362B2 (en) | 2002-02-20 | 2004-10-26 | Micron Technology, Inc. | Multiple data state memory cell |
US6890790B2 (en) | 2002-06-06 | 2005-05-10 | Micron Technology, Inc. | Co-sputter deposition of metal-doped chalcogenides |
US7015494B2 (en) | 2002-07-10 | 2006-03-21 | Micron Technology, Inc. | Assemblies displaying differential negative resistance |
US7010644B2 (en) | 2002-08-29 | 2006-03-07 | Micron Technology, Inc. | Software refreshed memory device and method |
US7364644B2 (en) | 2002-08-29 | 2008-04-29 | Micron Technology, Inc. | Silver selenide film stoichiometry and morphology control in sputter deposition |
US6856002B2 (en) * | 2002-08-29 | 2005-02-15 | Micron Technology, Inc. | Graded GexSe100-x concentration in PCRAM |
US6864521B2 (en) | 2002-08-29 | 2005-03-08 | Micron Technology, Inc. | Method to control silver concentration in a resistance variable memory element |
US7163837B2 (en) * | 2002-08-29 | 2007-01-16 | Micron Technology, Inc. | Method of forming a resistance variable memory element |
US6912146B2 (en) * | 2002-12-13 | 2005-06-28 | Ovonyx, Inc. | Using an MOS select gate for a phase change memory |
DE60323202D1 (en) * | 2003-02-21 | 2008-10-09 | St Microelectronics Srl | Phase change memory device |
US6813178B2 (en) | 2003-03-12 | 2004-11-02 | Micron Technology, Inc. | Chalcogenide glass constant current device, and its method of fabrication and operation |
US7050327B2 (en) | 2003-04-10 | 2006-05-23 | Micron Technology, Inc. | Differential negative resistance memory |
US6930909B2 (en) * | 2003-06-25 | 2005-08-16 | Micron Technology, Inc. | Memory device and methods of controlling resistance variation and resistance profile drift |
US6961277B2 (en) | 2003-07-08 | 2005-11-01 | Micron Technology, Inc. | Method of refreshing a PCRAM memory device |
US7893419B2 (en) * | 2003-08-04 | 2011-02-22 | Intel Corporation | Processing phase change material to improve programming speed |
US7153721B2 (en) * | 2004-01-28 | 2006-12-26 | Micron Technology, Inc. | Resistance variable memory elements based on polarized silver-selenide network growth |
US7105864B2 (en) | 2004-01-29 | 2006-09-12 | Micron Technology, Inc. | Non-volatile zero field splitting resonance memory |
US7583551B2 (en) | 2004-03-10 | 2009-09-01 | Micron Technology, Inc. | Power management control and controlling memory refresh operations |
US7630233B2 (en) * | 2004-04-02 | 2009-12-08 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and driving method of the same |
US7354793B2 (en) | 2004-08-12 | 2008-04-08 | Micron Technology, Inc. | Method of forming a PCRAM device incorporating a resistance-variable chalocogenide element |
US7326950B2 (en) | 2004-07-19 | 2008-02-05 | Micron Technology, Inc. | Memory device with switching glass layer |
US7365411B2 (en) | 2004-08-12 | 2008-04-29 | Micron Technology, Inc. | Resistance variable memory with temperature tolerant materials |
CN100356567C (en) * | 2004-08-13 | 2007-12-19 | 中国科学院上海微系统与信息技术研究所 | Phase transformation micro, nano electronic memory device and manufacturing method |
DE602004026447D1 (en) * | 2004-09-22 | 2010-05-20 | St Microelectronics Srl | Memory arrangement with unipolar and bipolar selection circuits |
US7374174B2 (en) | 2004-12-22 | 2008-05-20 | Micron Technology, Inc. | Small electrode for resistance variable devices |
KR100688524B1 (en) * | 2005-01-25 | 2007-03-02 | 삼성전자주식회사 | Method and semiconductor memory device for biasing memory cell array |
US7317200B2 (en) | 2005-02-23 | 2008-01-08 | Micron Technology, Inc. | SnSe-based limited reprogrammable cell |
US7453715B2 (en) * | 2005-03-30 | 2008-11-18 | Ovonyx, Inc. | Reading a phase change memory |
US8036013B2 (en) * | 2005-03-30 | 2011-10-11 | Ovonyx, Inc. | Using higher current to read a triggered phase change memory |
US7709289B2 (en) | 2005-04-22 | 2010-05-04 | Micron Technology, Inc. | Memory elements having patterned electrodes and method of forming the same |
US7427770B2 (en) | 2005-04-22 | 2008-09-23 | Micron Technology, Inc. | Memory array for increased bit density |
US7274034B2 (en) | 2005-08-01 | 2007-09-25 | Micron Technology, Inc. | Resistance variable memory device with sputtered metal-chalcogenide region and method of fabrication |
US7332735B2 (en) | 2005-08-02 | 2008-02-19 | Micron Technology, Inc. | Phase change memory cell and method of formation |
US7579615B2 (en) | 2005-08-09 | 2009-08-25 | Micron Technology, Inc. | Access transistor for memory device |
US7251154B2 (en) | 2005-08-15 | 2007-07-31 | Micron Technology, Inc. | Method and apparatus providing a cross-point memory array using a variable resistance memory cell and capacitance |
US7560723B2 (en) | 2006-08-29 | 2009-07-14 | Micron Technology, Inc. | Enhanced memory density resistance variable memory cells, arrays, devices and systems including the same, and methods of fabrication |
US7504675B2 (en) * | 2007-02-22 | 2009-03-17 | Intel Corporation | Phase change memories with improved programming characteristics |
US8679977B2 (en) * | 2007-07-25 | 2014-03-25 | Micron Technology, Inc. | Method and apparatus providing multi-planed array memory device |
US7692975B2 (en) * | 2008-05-09 | 2010-04-06 | Micron Technology, Inc. | System and method for mitigating reverse bias leakage |
US7869258B2 (en) * | 2008-06-27 | 2011-01-11 | Sandisk 3D, Llc | Reverse set with current limit for non-volatile storage |
US8467236B2 (en) | 2008-08-01 | 2013-06-18 | Boise State University | Continuously variable resistor |
US8049197B2 (en) * | 2008-12-30 | 2011-11-01 | Stmicroelectronics S.R.L. | Self-aligned nano-cross-point phase change memory |
US8441836B2 (en) | 2010-09-17 | 2013-05-14 | Ovonyx, Inc. | Sector array addressing for ECC management |
KR20120119322A (en) * | 2011-04-21 | 2012-10-31 | 에스케이하이닉스 주식회사 | Semiconductor memory device |
US8830741B1 (en) * | 2013-04-25 | 2014-09-09 | Being Advanced Memory Corporation | Phase change memory with flexible time-based cell decoding |
CN104978988B (en) | 2015-05-22 | 2017-08-25 | 江苏时代全芯存储科技有限公司 | Memory device |
US9620176B2 (en) * | 2015-09-10 | 2017-04-11 | Ememory Technology Inc. | One-time programmable memory array having small chip area |
FR3096827A1 (en) | 2019-05-28 | 2020-12-04 | Stmicroelectronics (Crolles 2) Sas | Phase change memory |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4646264A (en) * | 1982-06-28 | 1987-02-24 | Fujitsu Limited | Programmable read-only memory device |
US6618295B2 (en) * | 2001-03-21 | 2003-09-09 | Matrix Semiconductor, Inc. | Method and apparatus for biasing selected and unselected array lines when writing a memory array |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3271591A (en) | 1963-09-20 | 1966-09-06 | Energy Conversion Devices Inc | Symmetrical current controlling device |
US3530441A (en) | 1969-01-15 | 1970-09-22 | Energy Conversion Devices Inc | Method and apparatus for storing and retrieving information |
US5296716A (en) | 1991-01-18 | 1994-03-22 | Energy Conversion Devices, Inc. | Electrically erasable, directly overwritable, multibit single cell memory elements and arrays fabricated therefrom |
US5879955A (en) | 1995-06-07 | 1999-03-09 | Micron Technology, Inc. | Method for fabricating an array of ultra-small pores for chalcogenide memory cells |
US5789758A (en) | 1995-06-07 | 1998-08-04 | Micron Technology, Inc. | Chalcogenide memory cell with a plurality of chalcogenide electrodes |
US6025220A (en) | 1996-06-18 | 2000-02-15 | Micron Technology, Inc. | Method of forming a polysilicon diode and devices incorporating such diode |
US5998244A (en) | 1996-08-22 | 1999-12-07 | Micron Technology, Inc. | Memory cell incorporating a chalcogenide element and method of making same |
US6087674A (en) | 1996-10-28 | 2000-07-11 | Energy Conversion Devices, Inc. | Memory element with memory material comprising phase-change material and dielectric material |
TW306005B (en) * | 1996-11-22 | 1997-05-21 | United Microelectronics Corp | Decoding method of diode-type read only memory array |
US5781557A (en) | 1996-12-31 | 1998-07-14 | Intel Corporation | Memory test mode for wordline resistive defects |
US5920499A (en) * | 1997-01-02 | 1999-07-06 | United Microelectronics Corp. | Method of decoding a diode type read only memory |
US5907778A (en) * | 1997-06-07 | 1999-05-25 | United Microelectronics Corp. | Method of fabricating the high-density diode-based read-only memory device |
US6031287A (en) | 1997-06-18 | 2000-02-29 | Micron Technology, Inc. | Contact structure and memory element incorporating the same |
US5933365A (en) | 1997-06-19 | 1999-08-03 | Energy Conversion Devices, Inc. | Memory element with energy control mechanism |
US6141241A (en) | 1998-06-23 | 2000-10-31 | Energy Conversion Devices, Inc. | Universal memory element with systems employing same and apparatus and method for reading, writing and programming same |
-
2001
- 2001-06-29 US US09/895,599 patent/US6462984B1/en not_active Expired - Lifetime
-
2002
- 2002-08-20 US US10/225,217 patent/US20030002338A1/en not_active Abandoned
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4646264A (en) * | 1982-06-28 | 1987-02-24 | Fujitsu Limited | Programmable read-only memory device |
US6618295B2 (en) * | 2001-03-21 | 2003-09-09 | Matrix Semiconductor, Inc. | Method and apparatus for biasing selected and unselected array lines when writing a memory array |
Cited By (40)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050047193A1 (en) * | 2003-08-27 | 2005-03-03 | Ferdinando Bedeschi | Phase -change memory device with biasing of deselected bit lines |
EP1511042A1 (en) * | 2003-08-27 | 2005-03-02 | STMicroelectronics S.r.l. | Phase-change memory device with biasing of deselected bit lines |
US7092277B2 (en) | 2003-08-27 | 2006-08-15 | Stmicroelectronics, S.R.L. | Phase-change memory device with biasing of deselected bit lines |
US7215592B2 (en) | 2004-06-08 | 2007-05-08 | Samsung Electronics Co., Ltd. | Memory device with reduced word line resistance |
US20060056265A1 (en) * | 2004-08-03 | 2006-03-16 | Stmicroelectronics S.R.L. | Nonvolatile phase change memory device and biasing method therefor |
US7269080B2 (en) * | 2004-08-03 | 2007-09-11 | Stmicroelectronics S.R.L. | Nonvolatile phase change memory device and biasing method therefor |
US8102698B2 (en) | 2005-01-19 | 2012-01-24 | Sandisk 3D Llc | Structure and method for biasing phase change memory array for reliable writing |
CN101189679B (en) * | 2005-01-19 | 2013-04-10 | 桑迪士克3D公司 | Structure and method for biasing phase change memory array for reliable writing |
US8385141B2 (en) | 2005-01-19 | 2013-02-26 | Sandisk 3D Llc | Structure and method for biasing phase change memory array for reliable writing |
WO2006078506A3 (en) * | 2005-01-19 | 2007-10-04 | Matrix Semiconductor Inc | Structure and method for biasing phase change memory array for reliable writing |
US7307268B2 (en) * | 2005-01-19 | 2007-12-11 | Sandisk Corporation | Structure and method for biasing phase change memory array for reliable writing |
US20080130352A1 (en) * | 2005-01-19 | 2008-06-05 | Sandisk Corporation | Structure and Method for Biasing Phase Change Memory Array for Reliable Writing |
US20060157679A1 (en) * | 2005-01-19 | 2006-07-20 | Matrix Semiconductor, Inc. | Structure and method for biasing phase change memory array for reliable writing |
US20110110149A1 (en) * | 2005-01-19 | 2011-05-12 | Scheuerlein Roy E | Structure and method for biasing phase change memory array for reliable writing |
US7859884B2 (en) | 2005-01-19 | 2010-12-28 | Sandisk 3D Llc | Structure and method for biasing phase change memory array for reliable writing |
US7397681B2 (en) | 2005-03-24 | 2008-07-08 | Samsung Electronics Co., Ltd. | Nonvolatile memory devices having enhanced bit line and/or word line driving capability |
US20060215440A1 (en) * | 2005-03-24 | 2006-09-28 | Beak-Hyung Cho | Nonvolatile memory devices having enhanced bit line and/or word line driving capability |
US7417887B2 (en) | 2005-05-12 | 2008-08-26 | Samsung Electronics Co., Ltd. | Phase change memory device and method of driving word line thereof |
US20060256612A1 (en) * | 2005-05-12 | 2006-11-16 | Beak-Hyung Cho | Phase change memory device and method of driving word line thereof |
US20100054014A1 (en) * | 2008-09-04 | 2010-03-04 | Macronix International Co., Ltd. | High density resistance based semiconductor device |
US8072793B2 (en) * | 2008-09-04 | 2011-12-06 | Macronix International Co., Ltd. | High density resistance based semiconductor device |
US20110103132A1 (en) * | 2009-06-03 | 2011-05-05 | Zhiqiang Wei | Nonvolatile memory element and semiconductor memory device including nonvolatile memory element |
CN102077348A (en) * | 2009-06-03 | 2011-05-25 | 松下电器产业株式会社 | Nonvolatile memory element and semiconductor memory device provided with same |
US8339835B2 (en) * | 2009-06-03 | 2012-12-25 | Panasonic Corporation | Nonvolatile memory element and semiconductor memory device including nonvolatile memory element |
US8934294B2 (en) | 2011-07-13 | 2015-01-13 | SK Hynix Inc. | Semiconductor integrated circuit device, method of manufacturing the same, and method of driving the same |
US8917545B2 (en) * | 2011-07-13 | 2014-12-23 | SK Hynix Inc. | Semiconductor intergrated circuit device, method of manufacturing the same, and method of driving the same |
US20140160839A1 (en) * | 2011-07-13 | 2014-06-12 | SK Hynix Inc. | Semiconductor intergrated circuit device, method of manufacturing the same, and method of driving the same |
US10559367B2 (en) | 2012-10-08 | 2020-02-11 | Micron Technology, Inc. | Reducing programming disturbance in memory devices |
WO2014058781A1 (en) * | 2012-10-08 | 2014-04-17 | Micron Technology, Inc. | Reducing programming disturbance in memory devices |
US9589644B2 (en) | 2012-10-08 | 2017-03-07 | Micron Technology, Inc. | Reducing programming disturbance in memory devices |
US11688470B2 (en) | 2012-10-08 | 2023-06-27 | Micron Technology, Inc. | Reducing programming disturbance in memory devices |
US11342034B2 (en) | 2012-10-08 | 2022-05-24 | Micron Technology, Inc. | Reducing programming disturbance in memory devices |
US10902927B2 (en) | 2012-10-08 | 2021-01-26 | Micron Technology, Inc. | Reducing programming disturbance in memory devices |
WO2016160158A1 (en) * | 2015-03-27 | 2016-10-06 | Intel Corporation | Apparatus and method for drift cancellation in a memory |
US9613691B2 (en) | 2015-03-27 | 2017-04-04 | Intel Corporation | Apparatus and method for drift cancellation in a memory |
WO2017152001A1 (en) * | 2016-03-03 | 2017-09-08 | Microchip Technology Incorporated | Interconnect monitor utilizing both open and short detection |
US10177053B2 (en) | 2016-03-03 | 2019-01-08 | Microchip Technology Incorporated | Interconnect monitor utilizing both open and short detection |
CN108292614A (en) * | 2016-03-03 | 2018-07-17 | 密克罗奇普技术公司 | It is monitored using the interconnection of both disconnection and short-circuit detecting |
US9824767B1 (en) | 2016-06-29 | 2017-11-21 | Intel Corporation | Methods and apparatus to reduce threshold voltage drift |
US10424358B2 (en) | 2017-06-12 | 2019-09-24 | Sandisk Technologies Llc | Bias control circuit with distributed architecture for memory cells |
Also Published As
Publication number | Publication date |
---|---|
US6462984B1 (en) | 2002-10-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6462984B1 (en) | Biasing scheme of floating unselected wordlines and bitlines of a diode-based memory array | |
US10460802B2 (en) | Apparatuses and methods for efficient write in a cross-point array | |
US6480438B1 (en) | Providing equal cell programming conditions across a large and high density array of phase-change memory cells | |
US6590807B2 (en) | Method for reading a structural phase-change memory | |
US8885428B2 (en) | Smart read scheme for memory array sensing | |
KR100634330B1 (en) | Method for reading a structural phase-change memory | |
US7894237B2 (en) | Programming multilevel cell phase change memories | |
US10553647B2 (en) | Methods and apparatus for three-dimensional non-volatile memory | |
US9361976B2 (en) | Sense amplifier including a single-transistor amplifier and level shifter and methods therefor | |
CN110739012A (en) | Memory array block and semiconductor memory | |
JP2004005979A (en) | Integrated circuit and its driving method | |
US9576661B2 (en) | Systems and methods for SRAM with backup non-volatile memory that includes MTJ resistive elements | |
KR102580707B1 (en) | Signal preserve in mram during reading | |
CN112397122B (en) | Resistive random access memory with multiple 1TnR structures | |
US10510406B1 (en) | Soft-verify write assist circuit of resistive memory and operating method thereof | |
CN111028876B (en) | Non-volatile memory array for realizing bidirectional parallel data reading | |
US7102917B2 (en) | Memory array method and system | |
US6717841B2 (en) | Semiconductor memory device having nonvolatile memory cell of high operating stability | |
EP1441442A1 (en) | A low power logic gate | |
US11600317B2 (en) | Memory device | |
US11929116B2 (en) | Memory device having a negative voltage circuit | |
CN116997187A (en) | CMOS semiconductor memory array and in-memory computing circuit | |
CN115831195A (en) | Memory device and method of operating the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |