US20020000872A1 - Method and apparatus for reducing standby leakage current using a leakage control transistor that receives boosted gate drive during an active mode - Google Patents

Method and apparatus for reducing standby leakage current using a leakage control transistor that receives boosted gate drive during an active mode Download PDF

Info

Publication number
US20020000872A1
US20020000872A1 US09/151,827 US15182798D US2002000872A1 US 20020000872 A1 US20020000872 A1 US 20020000872A1 US 15182798 D US15182798 D US 15182798D US 2002000872 A1 US2002000872 A1 US 2002000872A1
Authority
US
United States
Prior art keywords
voltage
gate
control transistor
leakage control
circuit block
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/151,827
Other versions
US6329874B1 (en
Inventor
Yibin Ye
Vivek K. De
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp of America
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Assigned to INTEL CORPORATION reassignment INTEL CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: DE, VIVEK K., YE, YIBIN
Publication of US20020000872A1 publication Critical patent/US20020000872A1/en
Assigned to SONY CORPORATION OF AMERICA reassignment SONY CORPORATION OF AMERICA ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: INTEL CORPORATION
Granted legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05FSYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02Regulating voltage or current
    • G05F3/08Regulating voltage or current wherein the variable is dc
    • G05F3/10Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
    • G05F3/16Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
    • G05F3/20Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
    • G05F3/205Substrate bias-voltage generators
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C2207/00Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/22Control and timing of internal memory operations
    • G11C2207/2227Standby or low power modes

Definitions

  • An embodiment of the present invention relates to integrated circuits, and more particularly, to a method and apparatus for reducing standby leakage current using a leakage control transistor that receives boosted gate drive during an active mode.
  • threshold voltages of semiconductor circuits are typically being reduced with reductions in supply voltages in order to maintain circuit performance.
  • Lower transistor threshold voltages lead to significant increases in leakage current due to the exponential nature of sub-threshold conductance.
  • Higher leakage currents lead to increase power dissipation which is undesirable for many semiconductor circuit applications.
  • Higher leakage currents can be particularly problematic for mobile and handheld applications, for example.
  • MTCMOS multi-threshold voltage complementary metal oxide semiconductor
  • FIG. 1 An example of one MTCMOS scheme is shown in FIG. 1.
  • low threshold voltage transistors are used for an internal circuit block 105 which is coupled to virtual power supply lines WD and/or VGD.
  • One or more higher threshold voltage transistors H 1 and/or H 2 are coupled in series between the internal circuit block 105 and the power supply lines VDD and/or GND, respectively.
  • a standby signal STDBY and its complement STDBY# which are used for active and standby mode control of the internal circuit block 240 , are coupled to the gates of H 1 and H 2 , respectively.
  • a disadvantage of this approach is that the higher threshold voltage devices H 1 and H 2 compromise the performance of the internal circuit block 105 . Additionally, to maintain a low voltage drop between the power supply lines VDD and GND and the virtual power supply lines VVD and VGD, respectively, the linking devices H 1 and H 2 should be very large to reduce their resistance. Also, semiconductor processing of MTCMOS circuits is complicated by the need to provide transistors having multiple threshold voltage on the same integrated circuit die.
  • Another technique to reduce circuit leakage current uses substrate body bias to vary the threshold voltage of transistors in a circuit block for different modes.
  • a control circuit applies a voltage to the transistor bodies to zero- or reverse-bias the bodies with respect to the transistors.
  • the control circuit Upon entering a standby mode, the control circuit changes the substrate bias voltage to cause a reverse bias or deepen an existing reverse bias in the transistor bodies. In this manner, the threshold voltages of the transistors are increased during the standby mode to reduce or cut off leakage current.
  • a disadvantage of this approach is that a large change in body bias is required to change the transistor threshold voltages by even a small amount. Further, when changing from active mode to standby mode and vice versa, huge capacitances in transistor wells are switched from one voltage to another. Thus, significant power is dissipated during each mode transition.
  • a method and apparatus for reducing standby leakage current using a leakage control transistor that receives boosted gate drive during an active mode are described.
  • a circuit includes a leakage control transistor coupled to receive a supply voltage and to be coupled in series with an internal circuit block that performs a particular function.
  • the circuit further includes a gate drive circuit to apply a boosted gate drive voltage to a gate of the leakage control transistor during an active mode of the internal circuit block and to apply a standby voltage to the gate during a standby mode of the internal circuit block.
  • FIG. 1 is a schematic diagram showing a prior multi-threshold complementary metal oxide semiconductor approach to reducing standby leakage current.
  • FIG. 2 is a block diagram showing an example of a computer system that may be advantageously used with one embodiment of the standby leakage reduction circuitry.
  • FIG. 3 is a schematic diagram showing one embodiment of standby leakage reduction circuitry of one embodiment in more detail.
  • FIG. 4 is a schematic diagram showing an alternative embodiment of the standby leakage reduction circuitry including two leakage control transistors and associated gate drive circuitry.
  • FIG. 5 is a schematic diagram showing another alternative embodiment of the standby leakage reduction circuitry including two leakage control transistors and associated gate drive circuitry.
  • FIG. 6 is a flow diagram showing one embodiment of the standby leakage reduction method using boosted gate drive of leakage control transistors.
  • a method and apparatus for reducing standby leakage current using a leakage control transistor that receives boosted gate drive during an active mode are described.
  • particular types of circuits are described for purposes of illustration. It will be appreciated, however, that other embodiments are applicable to other types of circuits.
  • a circuit block includes an internal circuit block provided to perform a particular function.
  • a first leakage control transistor has a first terminal to be coupled to the internal circuit block and a second terminal coupled to receive a first supply voltage and a gate.
  • the gate of the first leakage control transistor is coupled to receive a first gate voltage when the internal circuit block is in an active mode and a second gate voltage when the internal circuit block is in a standby mode.
  • the first gate voltage (referred to herein as a boosted gate drive voltage) is at a level to cause a boosted gate drive of the leakage control transistor, while the second gate voltage (referred to herein as a standby gate voltage) is at a level to cause a gate-to-source voltage (Vgs) of the first leakage control transistor to be reverse-biased.
  • Vgs gate-to-source voltage
  • One embodiment of the boosted gate drive enables a smaller transistor to be used during the active mode to achieve a same on-resistance value as a larger transistor that does not use a boosted gate drive.
  • Reverse-biasing Vgs of the first leakage control transistor during the standby mode reduces standby leakage current of the internal circuit block as compared to the standby leakage current of the internal circuit block if it were directly connected to the first supply voltage.
  • FIG. 2 is a block diagram showing an example of a mobile computer system 200 (e.g. laptop, notebook, or handheld computer) in which one embodiment of a standby leakage control approach using boosted gate drive may be implemented.
  • the computer system 200 includes a bus 205 for communicating information among various components of the computer system 200 .
  • a processor 210 for processing instructions, one or more memories 215 to store instructions and information for use by the processor 210 , one or more peripheral devices 220 , a system clock 225 , a system voltage supply 230 , and a battery 232 are coupled to the bus 205 for one embodiment.
  • the system clock 225 provides a system clock signal 227 to one or more of the components of the computer system 200 .
  • the system voltage supply 230 provides a system operating voltage for the computer system 200 .
  • the peripheral device(s) 220 may provide a system standby signal 233 to cause the system 200 to enter a lower power mode in response to particular events.
  • the processor 210 includes a circuit block 234 including standby leakage reduction circuitry 235 to reduce leakage current of an internal circuit block 240 during a standby mode.
  • the standby leakage reduction circuitry 235 includes gate drive circuitry for one embodiment that provides a boosted gate drive during an active mode of the internal circuit block 240 to reduce the on-resistance of the standby leakage reduction circuitry 235 as described in more detail below.
  • a circuit block refers to interconnected circuitry having a set of inputs and a set of outputs wherein the circuit block is provided to perform one or more particular functions.
  • a circuit block may be in the form of a functional unit block (FUB), for example, and typically includes many transistors forming various logic gates.
  • FUB functional unit block
  • the standby leakage reduction circuitry 235 with boosted gate drive may be used with circuit blocks other than the internal circuit block 240 on other types of integrated circuit devices including, for example, chipsets and other peripheral chips.
  • FIG. 3 is a schematic diagram showing the standby leakage reduction circuitry 235 of one embodiment in more detail.
  • the standby leakage reduction circuitry 235 includes voltage increasing circuitry 305 , an n-type gate drive circuit 310 , voltage decreasing circuitry 315 and a leakage control transistor L 1 .
  • the leakage control transistor L 1 has a first terminal, a source terminal in this example, coupled to a virtual ground line VGD in series with the internal circuit block 240 , a second terminal coupled to receive a ground supply voltage GND and a gate coupled to the n-type gate drive circuit 310 .
  • the n-type gate drive circuit 310 is referred to as such because it drives the gate of the n-type leakage control transistor L 1 .
  • the n-type leakage control transistor L 1 has a same threshold voltage as one or more n-type transistors in the internal circuit block 240 where the internal circuit block includes both n- and p-type transistors.
  • the n-type leakage control transistor L 1 has the same threshold voltage as a majority of n-type transistors in the internal circuit block 240 .
  • the voltage increasing circuitry 305 is coupled to receive a supply voltage VDD which is also used to power the internal circuit block 240 .
  • the supply voltage VDD may be provided by the system voltage supply 230 (FIG. 2), or VDD may be a separate supply voltage used for circuitry internal to the processor 210 (FIG. 2).
  • the voltage increasing circuitry 305 provides to the n-type gate drive circuit 310 an output voltage VDD+V ACTIVE that is higher than the supply voltage VDD.
  • the voltage increasing circuitry 305 includes a charge pump to supply the higher output voltage VDD+V ACTIVE .
  • a charge pump and associated circuitry to provide and regulate a pumped output voltage is well-known to those of ordinary skill in the art and is not described in detail herein.
  • An example of a charge pump that may be used for the voltage increasing circuitry 305 is provided in U.S. Pat. No. 5,524,266 to Tedrow et al. and assigned to the assignee of the present invention.
  • the voltage increasing circuitry 305 includes a switch capacitor, a different type of charge pump, or another means of providing a higher output voltage from a given input voltage.
  • the voltage decreasing circuitry 315 receives the ground supply voltage GND and provides to the n-type gate drive circuit 310 a voltage ⁇ V STDBY that is lower than GND.
  • the voltage decreasing circuitry 315 includes a negative charge pump to provide the lower output voltage ⁇ V STDBY from the ground input voltage.
  • a negative charge pump and associated circuitry to provide and regulate a selected lower output voltage is well-known to those of ordinary skill in the art and is not described in detail herein.
  • An example of a negative charge pump that may be used in the voltage decreasing circuitry 315 is described in U.S. Pat. No. 5,532,915 to Pantelakis et al. and assigned to the assignee of the present invention.
  • a switch capacitor, a different type of negative charge pump, or another means of providing a lower output voltage from a given input voltage may be used to provide the voltage decreasing circuitry 315 .
  • the n-type gate drive circuit 310 receives a standby signal STDBY.
  • the STDBY signal may be a system standby signal such as the system standby signal 233 (FIG. 2), a local standby signal or any type of signal that causes the circuit block 234 to enter a lower power state at various times when the signal is asserted.
  • the STDBY signal is a clock gating signal used to selectively prevent specific circuitry in the circuit block 234 from being clocked. In this manner, assertion of the STDBY signal is used to reduce power dissipation of the circuit block 234 and/or other circuitry at particular times. For one embodiment, when the STDBY signal is not asserted, the circuit block 234 , and thus, the internal circuit block 240 , is in an active mode.
  • an ACTIVE signal or any type of signal that puts the circuit block 234 into an active mode when asserted may be used in place of a STANDBY signal such that a low power mode is entered when the ACTIVE signal is deasserted.
  • a STANDBY signal such that a low power mode is entered when the ACTIVE signal is deasserted.
  • the STDBY signal controls the operation of the n-type gate drive circuit 310 .
  • the voltage ⁇ V STDBY supplied by the voltage decreasing circuitry 315 is applied to the gate of the leakage control transistor L 1 .
  • the standby gate voltage ⁇ V STDBY which is below the supply voltage GND, causes the gate-to-source voltage Vgs of the leakage control transistor L 1 to be reverse-biased. Reverse-biasing of the gate-to-source voltage Vgs cuts off the leakage path for the internal circuit block 240 during the standby mode such that standby leakage current of the circuit block 234 is significantly reduced.
  • the voltage VDD+V ACTIVE supplied by the voltage increasing circuitry 305 is applied to the gate of the leakage control transistor L 1 .
  • Application of the voltage VDD+V ACTIVE to the gate of the leakage control transistor L 1 causes a boosted gate drive of the leakage control transistor L 1 .
  • Boosted gate drive refers to driving the gate of a transistor using a boosted gate drive voltage higher than the high supply voltage used to drive the surrounding circuitry for an n-type transistor, or for a p-type transistor, using a boosted gate drive voltage lower than the low supply voltage used to drive the surrounding circuitry.
  • Boosted gate drive of the transistor L 1 reduces its resistance during an active mode of the circuit block 234 such that the transistor L 1 can be smaller in size than a transistor with the same on-resistance where boosted gate drive is not used.
  • the n-type gate drive circuit 310 includes a p-type transistor T 1 and an n-type transistor T 2 coupled to form an inverter to provide the above functionality. It will be appreciated that the n-type gate drive circuit 310 may be configured in another manner for alternative embodiments to provide functionality similar to that of the configuration shown in FIG. 3.
  • V ACTIVE and V STDBY may vary for different embodiments depending on several factors including, for example, the operating voltage and the process with which the circuit block 234 is fabricated.
  • the higher the magnitude of V ACTIVE the lower the on-resistance of the leakage control transistor L 1 and thus, the smaller the leakage control transistor L 1 can be to provide a desired resistance.
  • V ACTIVE is as high as possible such that the sum of V ACTIVE and VDD is not higher than the highest L 1 gate voltage provided for by the process (i.e. application of the voltage VDD+V ACTIVE will not cause the L 1 gate oxide to break down). In this manner, the reliability of the leakage control transistor L 1 is not adversely affected during active modes when boosted gate drive is used.
  • V ACTIVE may have a smaller magnitude.
  • V STDBY provides a lower leakage current of the circuit block 240 .
  • the magnitude of V STDBY is as high as possible such that application of the voltage, ⁇ V STDBY , at the gate of the leakage control transistor L 1 during a standby mode does not compromise the reliability of the leakage control transistor L 1 .
  • the magnitude of V STDBY may be different for alternative embodiments.
  • FIG. 4 shows an alternative embodiment of the standby leakage reduction circuitry 235 that may be used to reduce the leakage current of a circuit block such as the internal circuit block 240 .
  • the standby leakage reduction circuitry 235 in addition to the leakage control transistor L 1 , voltage increasing circuitry 305 , n-type gate drive circuit 310 and voltage decreasing circuitry 315 , the standby leakage reduction circuitry 235 includes a second leakage control transistor L 2 , second voltage increasing circuitry 405 , a p-type gate drive circuit 410 , and second voltage decreasing circuitry 415 .
  • the leakage control transistor L 2 has a first terminal coupled to a virtual power supply line VVD in series with the internal circuit block 240 , a second terminal, a source terminal in this example, coupled to receive the supply voltage VDD, and a gate coupled to the p-type gate drive circuit 410 .
  • the p-type gate drive circuit 410 is referred to as such because it drives the gate of the p-type leakage control transistor L 2 .
  • the leakage control transistor L 2 has a same threshold voltage as one or more p-type transistors in the internal circuit block 240 where the internal circuit block 240 includes both p- and n-type transistors.
  • the leakage control transistor L 2 has the same threshold voltage as a majority of p-type transistors in the internal circuit block 240 .
  • the voltage increasing circuitry 405 is coupled to receive the supply voltage VDD.
  • the voltage increasing circuitry 405 provides to the p-type gate drive circuit 410 an output voltage VDD+V STDBY that is higher than the supply voltage VDD.
  • the voltage increasing circuitry 405 includes a charge pump to supply the higher output voltage and may be configured in a similar manner to the voltage increasing circuitry 305 of FIG. 3.
  • the voltage increasing circuitry 405 includes a switch capacitor, a different type of charge pump, or another means of providing a higher output voltage from a given input voltage.
  • the voltage decreasing circuitry 415 receives the ground supply voltage GND and provides to the p-type gate drive circuit 410 a voltage ⁇ V ACTIVE that is lower than GND.
  • the voltage decreasing circuitry 415 is configured in a manner similar to the voltage decreasing circuitry 315 of FIG. 3 and includes a negative charge pump to provide the lower output voltage from the ground input voltage.
  • a switch capacitor, a different type of negative charge pump, or another means of providing a lower output voltage from a given input voltage may be used to provide the voltage decreasing circuitry 415 .
  • the p-type gate drive circuit 410 of one embodiment receives a complement of the standby signal STDBY shown as STDBY# and is configured in a similar manner to the n-type gate drive circuit 310 .
  • the p-type gate drive circuit 410 may be configured with the locations of the p-type and n-type transistors reversed and receive the STDBY signal instead of the STDBY# signal.
  • the p-type gate drive circuit 410 may be configured in another manner to provide similar functionality.
  • the STDBY# signal controls the operation of the p-type gate drive circuit 410 .
  • the STDBY signal When the STDBY signal is asserted (i.e. the circuit block 234 enters a standby mode), the STDBY# signal is low causing the voltage VDD+V STDBY supplied by the voltage increasing circuitry 405 to be applied to the gate of the p-type leakage control transistor L 2 .
  • Application of the standby gate voltage VDD+V STDBY which is higher than the supply voltage VDD, causes the gate-to-source voltage Vgs of the leakage control transistor L 2 to be reverse-biased.
  • the standby gate voltage ⁇ V STDBY is applied at the gate of the leakage transistor L 1 causing the gate to source voltage Vgs of L 1 to be reverse-biased. Reverse-biasing of the gate-to-source voltages Vgs of both L 1 and L 2 for the embodiment shown in FIG. 4 cuts off the leakage path for the internal circuit block 240 during the standby mode. In this manner, the standby leakage current of the circuit block 234 is significantly reduced.
  • the STDBY# signal is high causing the boosted gate drive voltage ⁇ V ACTIVE supplied by the voltage decreasing circuitry 415 to be applied at the gate of the leakage control transistor L 2 .
  • Application of the voltage ⁇ V ACTIVE to the gate of the leakage control transistor L 2 causes a boosted gate drive of the transistor L 2 because ⁇ V ACTIVE is below the ground supply voltage GND.
  • the resistance of the leakage control transistor L 2 is reduced during an active mode of the circuit block 234 such that the transistor L 2 can be smaller in size than a transistor with the same on-resistance where boosted gate drive is not used.
  • the n-type gate drive circuit 340 causes the boosted gate drive voltage ⁇ V STDBY to be applied at the gate of the leakage control transistor L 1 as described above. In this manner, the drive of the gate of L 1 is boosted to also reduce its resistance.
  • V ACTIVE and V STDBY may be chosen in a similar manner to that described above for the embodiment shown in FIG. 3.
  • ⁇ V ACTIVE to be higher (or more positive) than a voltage that causes the gate oxide of the p-type leakage control transistor L 2 to break down to avoid reliability problems.
  • V STDBY it is preferable for V STDBY to be selected such that the voltage VDD+V STDBY does not cause the gate oxide of L 2 to breakdown.
  • the magnitudes of V STDBY and V ACTIVE may be selected to be even smaller such that there is an additional guardband between the voltage applied to the leakage control transistor gates and the voltage at which the gate oxides break down.
  • V STDBY and V ACTIVE may be selected to be equal to each other.
  • An example of such an embodiment is shown in FIG. 5.
  • V ACTIVE equals V STDBY and is shown as V ADJ .
  • only one voltage increasing circuit 505 and only one voltage decreasing circuit 515 are used thereby reducing the circuit space of the standby leakage reduction circuitry 235 .
  • the voltage increasing circuitry 505 receives the supply voltage VDD and provides an output voltage VDD+V ADJ which is higher than VDD.
  • the voltage decreasing circuitry 515 receives the ground supply voltage GND and provides an output voltage ⁇ V ADJ which is lower than ground.
  • the remainder of the circuit block 234 operates in a similar manner to the embodiment shown in FIG. 4.
  • the voltage increasing and decreasing circuitry may be configured in the manner described above with reference to FIGS. 3 and 4. Further, the magnitude of V ADJ may be selected such that the magnitudes of the voltages applied to the gates of the leakage control transistors L 1 and L 2 during both standby and active modes are as high as possible within process reliability constraints. Other values for V ADJ may also be used for alternative embodiments.
  • a single leakage control transistor L 2 may be coupled between a power supply line VDD and a virtual power supply line VVD while the internal circuit block 240 is directly coupled to ground (i.e. the leakage control transistor L 1 and n-type gate drive circuit 310 are not included).
  • the p-type gate drive circuit 410 operates in a similar manner to the p-type gate drive circuit 410 of FIG. 4 to boost the gate drive of L 2 during an active mode of the internal circuitry 240 and to cut off the leakage path of the internal circuitry 240 during a standby mode.
  • FIG. 6 is a flow diagram showing the standby leakage reduction and boosted gate drive method of one embodiment.
  • an active mode of a circuit block begins.
  • the gate drive of a first leakage control transistor is boosted to couple the circuit block to a first supply voltage.
  • the gate drive of a second leakage control transistor is boosted to couple the circuit block to a second supply voltage.
  • a gate-to-source voltage of the first leakage control transistor is reverse-biased to decouple the circuit block from the first supply voltage in step 625 and in step 626 , a gate-to-source voltage of a second leakage control transistor is reverse-biased to decouple the circuit block from the second supply voltage.
  • Steps 605 - 615 may be repeated when the circuit block re-enters an active mode while steps 620 - 630 are repeated upon re-entering a standby mode.
  • the standby leakage reduction and boosted gate drive method may include additional steps not shown in FIG. 6. Further, for some embodiments, not all steps shown in FIG. 6 are performed.
  • leakage control transistors of some embodiments have the same threshold voltage as transistors of surrounding circuitry. In this manner, the process used to manufacture an integrated circuit including such circuitry does not have to provide for multiple threshold voltages for n-type and/or p-type transistors to implement the standby leakage approaches described.
  • the boosted gate drive of various embodiments allows a smaller leakage control transistor to be used while still providing a low resistance between voltage supply lines and the circuitry to be controlled. This helps to save valuable integrated circuit space, especially where the standby leakage control approaches described above are used in many circuit blocks on a single integrated circuit die.

Abstract

Standby leakage reduction circuitry that uses boosted gate drive of a leakage control transistor during an active mode. A circuit block includes a first leakage control transistor coupled to receive a first supply voltage and coupled in series with an internal circuit block that performs a particular function. A gate drive circuit is included to apply a first boosted gate drive voltage to a gate of the first leakage control transistor during an active mode of the internal circuit block. The gate drive circuit furthers applies a standby gate voltage to the gate during a standby mode of the internal circuit block, the standby gate voltage to cause a gate to source voltage of the leakage control transistor to be reverse-biased.

Description

    BACKGROUND
  • 1. Field [0001]
  • An embodiment of the present invention relates to integrated circuits, and more particularly, to a method and apparatus for reducing standby leakage current using a leakage control transistor that receives boosted gate drive during an active mode. [0002]
  • 2. Discussion of Related Art [0003]
  • With the scaling of semiconductor process technologies, threshold voltages of semiconductor circuits are typically being reduced with reductions in supply voltages in order to maintain circuit performance. Lower transistor threshold voltages lead to significant increases in leakage current due to the exponential nature of sub-threshold conductance. Higher leakage currents lead to increase power dissipation which is undesirable for many semiconductor circuit applications. Higher leakage currents can be particularly problematic for mobile and handheld applications, for example. [0004]
  • One approach to addressing this issue has been to use multi-threshold voltage complementary metal oxide semiconductor (MTCMOS). An example of one MTCMOS scheme is shown in FIG. 1. In the MTCMOS approach of FIG. 1, low threshold voltage transistors are used for an internal circuit block [0005] 105 which is coupled to virtual power supply lines WD and/or VGD. One or more higher threshold voltage transistors H1 and/or H2 are coupled in series between the internal circuit block 105 and the power supply lines VDD and/or GND, respectively. A standby signal STDBY and its complement STDBY#, which are used for active and standby mode control of the internal circuit block 240, are coupled to the gates of H1 and H2, respectively.
  • When STDBY is low, the internal circuit block [0006] 105 is in an active mode and H1 and H2 are turned on. VVD and VGD then function as the power supply lines for the internal circuit block 105. When STDBY is high, the internal circuit block 105 is in a standby mode and H1 and H2 are turned off. Leakage current of the internal circuit block 105 is suppressed due to the high threshold voltages of H1 and H2.
  • A disadvantage of this approach is that the higher threshold voltage devices H[0007] 1 and H2 compromise the performance of the internal circuit block 105. Additionally, to maintain a low voltage drop between the power supply lines VDD and GND and the virtual power supply lines VVD and VGD, respectively, the linking devices H1 and H2 should be very large to reduce their resistance. Also, semiconductor processing of MTCMOS circuits is complicated by the need to provide transistors having multiple threshold voltage on the same integrated circuit die.
  • Another technique to reduce circuit leakage current uses substrate body bias to vary the threshold voltage of transistors in a circuit block for different modes. In this approach, during an active mode, a control circuit applies a voltage to the transistor bodies to zero- or reverse-bias the bodies with respect to the transistors. Upon entering a standby mode, the control circuit changes the substrate bias voltage to cause a reverse bias or deepen an existing reverse bias in the transistor bodies. In this manner, the threshold voltages of the transistors are increased during the standby mode to reduce or cut off leakage current. [0008]
  • A disadvantage of this approach is that a large change in body bias is required to change the transistor threshold voltages by even a small amount. Further, when changing from active mode to standby mode and vice versa, huge capacitances in transistor wells are switched from one voltage to another. Thus, significant power is dissipated during each mode transition. [0009]
  • SUMMARY OF THE INVENTION
  • A method and apparatus for reducing standby leakage current using a leakage control transistor that receives boosted gate drive during an active mode are described. [0010]
  • For one embodiment, a circuit includes a leakage control transistor coupled to receive a supply voltage and to be coupled in series with an internal circuit block that performs a particular function. The circuit further includes a gate drive circuit to apply a boosted gate drive voltage to a gate of the leakage control transistor during an active mode of the internal circuit block and to apply a standby voltage to the gate during a standby mode of the internal circuit block. [0011]
  • Other features and advantages of the present invention will be apparent from the accompanying drawings and from the detailed description that follows below. [0012]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The present invention is illustrated by way of example and not limitation in the figures of the accompanying drawings in which like references indicate similar elements, and in which: [0013]
  • FIG. 1 is a schematic diagram showing a prior multi-threshold complementary metal oxide semiconductor approach to reducing standby leakage current. [0014]
  • FIG. 2 is a block diagram showing an example of a computer system that may be advantageously used with one embodiment of the standby leakage reduction circuitry. [0015]
  • FIG. 3 is a schematic diagram showing one embodiment of standby leakage reduction circuitry of one embodiment in more detail. [0016]
  • FIG. 4 is a schematic diagram showing an alternative embodiment of the standby leakage reduction circuitry including two leakage control transistors and associated gate drive circuitry. [0017]
  • FIG. 5 is a schematic diagram showing another alternative embodiment of the standby leakage reduction circuitry including two leakage control transistors and associated gate drive circuitry. [0018]
  • FIG. 6 is a flow diagram showing one embodiment of the standby leakage reduction method using boosted gate drive of leakage control transistors. [0019]
  • DETAILED DESCRIPTION
  • A method and apparatus for reducing standby leakage current using a leakage control transistor that receives boosted gate drive during an active mode are described. In the following description, particular types of circuits are described for purposes of illustration. It will be appreciated, however, that other embodiments are applicable to other types of circuits. [0020]
  • For one embodiment, a circuit block includes an internal circuit block provided to perform a particular function. A first leakage control transistor has a first terminal to be coupled to the internal circuit block and a second terminal coupled to receive a first supply voltage and a gate. The gate of the first leakage control transistor is coupled to receive a first gate voltage when the internal circuit block is in an active mode and a second gate voltage when the internal circuit block is in a standby mode. The first gate voltage (referred to herein as a boosted gate drive voltage) is at a level to cause a boosted gate drive of the leakage control transistor, while the second gate voltage (referred to herein as a standby gate voltage) is at a level to cause a gate-to-source voltage (Vgs) of the first leakage control transistor to be reverse-biased. [0021]
  • One embodiment of the boosted gate drive enables a smaller transistor to be used during the active mode to achieve a same on-resistance value as a larger transistor that does not use a boosted gate drive. Reverse-biasing Vgs of the first leakage control transistor during the standby mode reduces standby leakage current of the internal circuit block as compared to the standby leakage current of the internal circuit block if it were directly connected to the first supply voltage. [0022]
  • FIG. 2 is a block diagram showing an example of a mobile computer system [0023] 200 (e.g. laptop, notebook, or handheld computer) in which one embodiment of a standby leakage control approach using boosted gate drive may be implemented. The computer system 200 includes a bus 205 for communicating information among various components of the computer system 200. A processor 210 for processing instructions, one or more memories 215 to store instructions and information for use by the processor 210, one or more peripheral devices 220, a system clock 225, a system voltage supply 230, and a battery 232 are coupled to the bus 205 for one embodiment.
  • The [0024] system clock 225 provides a system clock signal 227 to one or more of the components of the computer system 200. The system voltage supply 230 provides a system operating voltage for the computer system 200. The peripheral device(s) 220 may provide a system standby signal 233 to cause the system 200 to enter a lower power mode in response to particular events.
  • For one embodiment, the processor [0025] 210 includes a circuit block 234 including standby leakage reduction circuitry 235 to reduce leakage current of an internal circuit block 240 during a standby mode. The standby leakage reduction circuitry 235 includes gate drive circuitry for one embodiment that provides a boosted gate drive during an active mode of the internal circuit block 240 to reduce the on-resistance of the standby leakage reduction circuitry 235 as described in more detail below. A circuit block, as the term is used herein, refers to interconnected circuitry having a set of inputs and a set of outputs wherein the circuit block is provided to perform one or more particular functions. A circuit block may be in the form of a functional unit block (FUB), for example, and typically includes many transistors forming various logic gates.
  • It will be appreciated that, for other embodiments, the standby [0026] leakage reduction circuitry 235 with boosted gate drive may be used with circuit blocks other than the internal circuit block 240 on other types of integrated circuit devices including, for example, chipsets and other peripheral chips.
  • It will also be appreciated that systems other than mobile or handheld computer systems, or computer systems configured in another manner than the [0027] computer system 200 of FIG. 2, may also be used with various embodiments.
  • FIG. 3 is a schematic diagram showing the standby [0028] leakage reduction circuitry 235 of one embodiment in more detail. The standby leakage reduction circuitry 235 includes voltage increasing circuitry 305, an n-type gate drive circuit 310, voltage decreasing circuitry 315 and a leakage control transistor L1.
  • The leakage control transistor L[0029] 1 has a first terminal, a source terminal in this example, coupled to a virtual ground line VGD in series with the internal circuit block 240, a second terminal coupled to receive a ground supply voltage GND and a gate coupled to the n-type gate drive circuit 310. The n-type gate drive circuit 310 is referred to as such because it drives the gate of the n-type leakage control transistor L1. For one embodiment, the n-type leakage control transistor L1 has a same threshold voltage as one or more n-type transistors in the internal circuit block 240 where the internal circuit block includes both n- and p-type transistors. For one embodiment, the n-type leakage control transistor L1 has the same threshold voltage as a majority of n-type transistors in the internal circuit block 240.
  • The voltage increasing circuitry [0030] 305 is coupled to receive a supply voltage VDD which is also used to power the internal circuit block 240. The supply voltage VDD may be provided by the system voltage supply 230 (FIG. 2), or VDD may be a separate supply voltage used for circuitry internal to the processor 210 (FIG. 2). The voltage increasing circuitry 305 provides to the n-type gate drive circuit 310 an output voltage VDD+VACTIVE that is higher than the supply voltage VDD.
  • For one embodiment, the voltage increasing circuitry [0031] 305 includes a charge pump to supply the higher output voltage VDD+VACTIVE. The use of a charge pump and associated circuitry to provide and regulate a pumped output voltage is well-known to those of ordinary skill in the art and is not described in detail herein. An example of a charge pump that may be used for the voltage increasing circuitry 305 is provided in U.S. Pat. No. 5,524,266 to Tedrow et al. and assigned to the assignee of the present invention. For alternative embodiments, the voltage increasing circuitry 305 includes a switch capacitor, a different type of charge pump, or another means of providing a higher output voltage from a given input voltage.
  • The [0032] voltage decreasing circuitry 315 receives the ground supply voltage GND and provides to the n-type gate drive circuit 310 a voltage −VSTDBY that is lower than GND. For one embodiment, the voltage decreasing circuitry 315 includes a negative charge pump to provide the lower output voltage −VSTDBY from the ground input voltage. The use of a negative charge pump and associated circuitry to provide and regulate a selected lower output voltage is well-known to those of ordinary skill in the art and is not described in detail herein. An example of a negative charge pump that may be used in the voltage decreasing circuitry 315 is described in U.S. Pat. No. 5,532,915 to Pantelakis et al. and assigned to the assignee of the present invention. For alternative embodiments, a switch capacitor, a different type of negative charge pump, or another means of providing a lower output voltage from a given input voltage may be used to provide the voltage decreasing circuitry 315.
  • The n-type [0033] gate drive circuit 310 receives a standby signal STDBY. The STDBY signal may be a system standby signal such as the system standby signal 233 (FIG. 2), a local standby signal or any type of signal that causes the circuit block 234 to enter a lower power state at various times when the signal is asserted.
  • For one embodiment, the STDBY signal is a clock gating signal used to selectively prevent specific circuitry in the circuit block [0034] 234 from being clocked. In this manner, assertion of the STDBY signal is used to reduce power dissipation of the circuit block 234 and/or other circuitry at particular times. For one embodiment, when the STDBY signal is not asserted, the circuit block 234, and thus, the internal circuit block 240, is in an active mode.
  • For an alternative embodiment, an ACTIVE signal or any type of signal that puts the [0035] circuit block 234 into an active mode when asserted may be used in place of a STANDBY signal such that a low power mode is entered when the ACTIVE signal is deasserted. Whatever signal is used, it is desirable during the lower power mode to have the power dissipation of the circuit block 234, and in particular, the internal circuit block 240, as low as possible.
  • For the embodiment shown in FIG. 3, the STDBY signal controls the operation of the n-type [0036] gate drive circuit 310. When the STDBY signal is asserted (i.e. the circuit block 234 enters a standby mode), the voltage −VSTDBY supplied by the voltage decreasing circuitry 315 is applied to the gate of the leakage control transistor L1. Application of the standby gate voltage −VSTDBY, which is below the supply voltage GND, causes the gate-to-source voltage Vgs of the leakage control transistor L1 to be reverse-biased. Reverse-biasing of the gate-to-source voltage Vgs cuts off the leakage path for the internal circuit block 240 during the standby mode such that standby leakage current of the circuit block 234 is significantly reduced.
  • When the STDBY signal is deasserted (indicating an active mode of the circuit block [0037] 234), the voltage VDD+VACTIVE supplied by the voltage increasing circuitry 305 is applied to the gate of the leakage control transistor L1. Application of the voltage VDD+VACTIVE to the gate of the leakage control transistor L1 causes a boosted gate drive of the leakage control transistor L1. Boosted gate drive refers to driving the gate of a transistor using a boosted gate drive voltage higher than the high supply voltage used to drive the surrounding circuitry for an n-type transistor, or for a p-type transistor, using a boosted gate drive voltage lower than the low supply voltage used to drive the surrounding circuitry. Boosted gate drive of the transistor L1 reduces its resistance during an active mode of the circuit block 234 such that the transistor L1 can be smaller in size than a transistor with the same on-resistance where boosted gate drive is not used.
  • For one embodiment, the n-type [0038] gate drive circuit 310 includes a p-type transistor T1 and an n-type transistor T2 coupled to form an inverter to provide the above functionality. It will be appreciated that the n-type gate drive circuit 310 may be configured in another manner for alternative embodiments to provide functionality similar to that of the configuration shown in FIG. 3.
  • The values of V[0039] ACTIVE and VSTDBY may vary for different embodiments depending on several factors including, for example, the operating voltage and the process with which the circuit block 234 is fabricated. The higher the magnitude of VACTIVE, the lower the on-resistance of the leakage control transistor L1 and thus, the smaller the leakage control transistor L1 can be to provide a desired resistance. For one embodiment, VACTIVE is as high as possible such that the sum of VACTIVE and VDD is not higher than the highest L1 gate voltage provided for by the process (i.e. application of the voltage VDD+VACTIVE will not cause the L1 gate oxide to break down). In this manner, the reliability of the leakage control transistor L1 is not adversely affected during active modes when boosted gate drive is used. For alternative embodiments, VACTIVE may have a smaller magnitude.
  • A higher magnitude of V[0040] STDBY provides a lower leakage current of the circuit block 240. Thus, for one embodiment, similar to the case above, the magnitude of VSTDBY is as high as possible such that application of the voltage, −VSTDBY, at the gate of the leakage control transistor L1 during a standby mode does not compromise the reliability of the leakage control transistor L1. The magnitude of VSTDBY may be different for alternative embodiments.
  • FIG. 4 shows an alternative embodiment of the standby [0041] leakage reduction circuitry 235 that may be used to reduce the leakage current of a circuit block such as the internal circuit block 240. For the embodiment shown in FIG. 4, in addition to the leakage control transistor L1, voltage increasing circuitry 305, n-type gate drive circuit 310 and voltage decreasing circuitry 315, the standby leakage reduction circuitry 235 includes a second leakage control transistor L2, second voltage increasing circuitry 405, a p-type gate drive circuit 410, and second voltage decreasing circuitry 415.
  • The leakage control transistor L[0042] 2 has a first terminal coupled to a virtual power supply line VVD in series with the internal circuit block 240, a second terminal, a source terminal in this example, coupled to receive the supply voltage VDD, and a gate coupled to the p-type gate drive circuit 410. The p-type gate drive circuit 410 is referred to as such because it drives the gate of the p-type leakage control transistor L2. For one embodiment, the leakage control transistor L2 has a same threshold voltage as one or more p-type transistors in the internal circuit block 240 where the internal circuit block 240 includes both p- and n-type transistors. For one embodiment, the leakage control transistor L2 has the same threshold voltage as a majority of p-type transistors in the internal circuit block 240.
  • The [0043] voltage increasing circuitry 405 is coupled to receive the supply voltage VDD. The voltage increasing circuitry 405 provides to the p-type gate drive circuit 410 an output voltage VDD+VSTDBY that is higher than the supply voltage VDD.
  • For one embodiment, the [0044] voltage increasing circuitry 405 includes a charge pump to supply the higher output voltage and may be configured in a similar manner to the voltage increasing circuitry 305 of FIG. 3. For alternative embodiments, the voltage increasing circuitry 405 includes a switch capacitor, a different type of charge pump, or another means of providing a higher output voltage from a given input voltage.
  • The voltage decreasing circuitry [0045] 415 receives the ground supply voltage GND and provides to the p-type gate drive circuit 410 a voltage −VACTIVE that is lower than GND. For one embodiment, the voltage decreasing circuitry 415 is configured in a manner similar to the voltage decreasing circuitry 315 of FIG. 3 and includes a negative charge pump to provide the lower output voltage from the ground input voltage. For alternative embodiments, a switch capacitor, a different type of negative charge pump, or another means of providing a lower output voltage from a given input voltage may be used to provide the voltage decreasing circuitry 415.
  • The p-type [0046] gate drive circuit 410 of one embodiment receives a complement of the standby signal STDBY shown as STDBY# and is configured in a similar manner to the n-type gate drive circuit 310. For an alternative embodiment, the p-type gate drive circuit 410 may be configured with the locations of the p-type and n-type transistors reversed and receive the STDBY signal instead of the STDBY# signal. For other alternative embodiments, the p-type gate drive circuit 410 may be configured in another manner to provide similar functionality.
  • For the embodiment shown in FIG. 4, the STDBY# signal controls the operation of the p-type [0047] gate drive circuit 410. When the STDBY signal is asserted (i.e. the circuit block 234 enters a standby mode), the STDBY# signal is low causing the voltage VDD+VSTDBY supplied by the voltage increasing circuitry 405 to be applied to the gate of the p-type leakage control transistor L2. Application of the standby gate voltage VDD+VSTDBY, which is higher than the supply voltage VDD, causes the gate-to-source voltage Vgs of the leakage control transistor L2 to be reverse-biased.
  • Also as described above with reference to FIG. 3, when the STDBY signal is asserted, the standby gate voltage −V[0048] STDBY is applied at the gate of the leakage transistor L1 causing the gate to source voltage Vgs of L1 to be reverse-biased. Reverse-biasing of the gate-to-source voltages Vgs of both L1 and L2 for the embodiment shown in FIG. 4 cuts off the leakage path for the internal circuit block 240 during the standby mode. In this manner, the standby leakage current of the circuit block 234 is significantly reduced.
  • When the STDBY signal is deasserted indicating an active mode of the [0049] circuit block 234, the STDBY# signal is high causing the boosted gate drive voltage −VACTIVE supplied by the voltage decreasing circuitry 415 to be applied at the gate of the leakage control transistor L2. Application of the voltage −VACTIVE to the gate of the leakage control transistor L2 causes a boosted gate drive of the transistor L2 because −VACTIVE is below the ground supply voltage GND. In this manner, the resistance of the leakage control transistor L2 is reduced during an active mode of the circuit block 234 such that the transistor L2 can be smaller in size than a transistor with the same on-resistance where boosted gate drive is not used.
  • Additionally, when the STDBY signal is deasserted, the n-type gate drive circuit [0050] 340 causes the boosted gate drive voltage −VSTDBY to be applied at the gate of the leakage control transistor L1 as described above. In this manner, the drive of the gate of L1 is boosted to also reduce its resistance.
  • The magnitudes of V[0051] ACTIVE and VSTDBY may be chosen in a similar manner to that described above for the embodiment shown in FIG. 3. For the embodiment shown in FIG. 4 there is the additional constraint that it is preferable for −VACTIVE to be higher (or more positive) than a voltage that causes the gate oxide of the p-type leakage control transistor L2 to break down to avoid reliability problems. Similarly, it is preferable for VSTDBY to be selected such that the voltage VDD+VSTDBY does not cause the gate oxide of L2 to breakdown. For some embodiments, to provide a selected reliability level, the magnitudes of VSTDBY and VACTIVE may be selected to be even smaller such that there is an additional guardband between the voltage applied to the leakage control transistor gates and the voltage at which the gate oxides break down.
  • For an alternative embodiment, V[0052] STDBY and VACTIVE may be selected to be equal to each other. An example of such an embodiment is shown in FIG. 5. For the embodiment of FIG. 5, VACTIVE equals VSTDBY and is shown as VADJ. For this embodiment, only one voltage increasing circuit 505 and only one voltage decreasing circuit 515 are used thereby reducing the circuit space of the standby leakage reduction circuitry 235. The voltage increasing circuitry 505 receives the supply voltage VDD and provides an output voltage VDD+VADJ which is higher than VDD. The voltage decreasing circuitry 515 receives the ground supply voltage GND and provides an output voltage −VADJ which is lower than ground. The remainder of the circuit block 234 operates in a similar manner to the embodiment shown in FIG. 4.
  • For this embodiment, the voltage increasing and decreasing circuitry may be configured in the manner described above with reference to FIGS. 3 and 4. Further, the magnitude of V[0053] ADJ may be selected such that the magnitudes of the voltages applied to the gates of the leakage control transistors L1 and L2 during both standby and active modes are as high as possible within process reliability constraints. Other values for VADJ may also be used for alternative embodiments.
  • It will be appreciated that, for another embodiment, a single leakage control transistor L[0054] 2 may be coupled between a power supply line VDD and a virtual power supply line VVD while the internal circuit block 240 is directly coupled to ground (i.e. the leakage control transistor L1 and n-type gate drive circuit 310 are not included). For such an embodiment, the p-type gate drive circuit 410 operates in a similar manner to the p-type gate drive circuit 410 of FIG. 4 to boost the gate drive of L2 during an active mode of the internal circuitry 240 and to cut off the leakage path of the internal circuitry 240 during a standby mode.
  • FIG. 6 is a flow diagram showing the standby leakage reduction and boosted gate drive method of one embodiment. In [0055] step 605, an active mode of a circuit block begins. In step 610, the gate drive of a first leakage control transistor is boosted to couple the circuit block to a first supply voltage. Similarly, in step 615, the gate drive of a second leakage control transistor is boosted to couple the circuit block to a second supply voltage.
  • When a standby mode begins in [0056] step 620, a gate-to-source voltage of the first leakage control transistor is reverse-biased to decouple the circuit block from the first supply voltage in step 625 and in step 626, a gate-to-source voltage of a second leakage control transistor is reverse-biased to decouple the circuit block from the second supply voltage.
  • Steps [0057] 605-615 may be repeated when the circuit block re-enters an active mode while steps 620-630 are repeated upon re-entering a standby mode.
  • For other embodiments, the standby leakage reduction and boosted gate drive method may include additional steps not shown in FIG. 6. Further, for some embodiments, not all steps shown in FIG. 6 are performed. [0058]
  • Various embodiments described above reduce leakage of a circuit block during a standby mode. Further, the leakage control transistors of some embodiments have the same threshold voltage as transistors of surrounding circuitry. In this manner, the process used to manufacture an integrated circuit including such circuitry does not have to provide for multiple threshold voltages for n-type and/or p-type transistors to implement the standby leakage approaches described. [0059]
  • Additionally, the boosted gate drive of various embodiments allows a smaller leakage control transistor to be used while still providing a low resistance between voltage supply lines and the circuitry to be controlled. This helps to save valuable integrated circuit space, especially where the standby leakage control approaches described above are used in many circuit blocks on a single integrated circuit die. [0060]
  • By reducing the standby leakage current of circuit blocks using embodiments described herein, it may be possible to alleviate the need for higher threshold voltage transistors for leakage reduction in future technologies. [0061]
  • In the foregoing specification, the invention has been described with reference to specific exemplary embodiments thereof. It will, however be appreciated that various modifications and changes may be made thereto without departing from the broader spirit and scope of the invention as set forth in the appended claims. The specification and drawings are, accordingly, to be regarded in an illustrative rather than a restrictive sense. [0062]

Claims (21)

What is claimed is:
1. A circuit comprising:
a leakage control transistor coupled to receive a supply voltage and to be coupled in series with an internal circuit block that performs a particular function; and
a gate drive circuit to apply a boosted gate drive voltage to a gate of the leakage control transistor during an active mode of the internal circuit block and to apply a standby gate voltage to the gate during a standby mode of the internal circuit block.
2. The circuit block of claim 1 wherein the internal circuit block includes transistors and wherein the leakage control transistor has a threshold voltage substantially equal to at least one transistor in the internal circuit block.
3. The circuit block of claim 1 wherein
the leakage control transistor includes first and second leakage control transistors, the first leakage control transistor being coupled to receive a first supply voltage, the second leakage control transistor being coupled to receive a second supply voltage, and
wherein the gate drive circuit includes first and second gate drive circuits,
the first gate drive circuit to apply a first boosted gate drive to a gate of the first leakage control transistor during the active mode of the internal circuit block and to apply a first standby gate voltage to the gate of the first leakage control transistor during the standby mode of the internal circuit block,
the second gate drive circuit to apply a second boosted gate drive voltage to a gate of the second leakage control transistor during the active mode of the internal circuit block and to apply a second standby gate voltage to the gate of the second leakage control transistor during the standby mode of the internal circuit block.
4. The circuit block of claim 3 wherein
the first leakage control transistor is an n-type leakage control transistor, the first supply voltage is a ground supply voltage, and the internal circuit block includes at least one n-type transistor and at least one p-type transistor, a threshold voltage of the first leakage control transistor being substantially equal to a threshold voltage of the at least one n-type transistor, and wherein
the second leakage control transistor is a p-type leakage control transistor, the second supply voltage is a power supply voltage (VDD), a threshold voltage of the second leakage control transistor being substantially equal to a threshold voltage of the at least one p-type transistor.
5. The circuit block of claim 4 wherein the first boosted gate drive voltage is equal to the second standby gate voltage and the first standby gate voltage is equal to the second boosted gate drive voltage.
6. The circuit block of claim 1 wherein the standby mode is indicated by a signal and the active mode is indicated by the complement of the signal, and wherein the gate drive circuit is responsive to the signal to apply the boosted gate drive voltage during the active mode and the standby gate voltage during the standby mode.
7. A circuit comprising:
internal circuitry to perform a particular function; and
a first leakage control transistor having a first terminal coupled to the internal circuitry, a second terminal coupled to receive a first supply voltage and a gate, the gate being coupled to receive a first boosted gate drive voltage when the internal circuitry is in an active mode, the gate being coupled to receive a first standby gate voltage when the internal circuitry is in a standby mode.
8. The circuit of claim 7 wherein the internal circuitry includes transistors, the leakage control transistor having a same threshold voltage as at least one of the transistors in the internal circuitry.
9. The circuit of claim 7 including a second leakage control transistor having a first terminal coupled to the internal circuitry, a second terminal coupled to receive a second supply voltage, and a gate, the gate being coupled to receive a second boosted gate drive voltage when the internal circuitry is in an active mode and a second standby gate voltage when the internal circuitry is in a standby mode.
10. The circuit of claim 9 wherein the internal circuitry includes transistors, the first and second leakage control transistors each having a same threshold voltage as at least one of the transistors in the internal circuitry.
11. The circuit of claim 7 wherein the first supply voltage is a ground supply voltage and the first leakage control transistor is an n-type transistor.
12. The circuit of claim 9 wherein the first supply voltage is a ground supply voltage, the second supply voltage is a power supply voltage, the first leakage control transistor is an n-type transistor and the second leakage control transistor is a p-type leakage control transistor.
13. The circuit of claim 9 wherein the first boosted gate drive voltage equals the second standby gate voltage and the second boosted gate drive voltage equals the first standby gate voltage.
14. A method for controlling leakage in a circuit block, the method comprising steps of:
during a standby mode of the circuit block, reverse-biasing a gate to source voltage of a first leakage control transistor coupled to the circuit block; and
during an active mode of the circuit block, boosting a gate drive of the first leakage control transistor.
15. The method of claim 14 further including the steps of:
during the standby mode of the circuit block, reverse-biasing a gate to source voltage of a second leakage control transistor coupled to the circuit block; and
during the active mode of the circuit block, boosting a gate drive of the second leakage control transistor.
16. The method of claim 14 wherein
the step of boosting the gate drive includes a step of coupling the circuit block to a first supply voltage during the active mode of the circuit block, and
the step of reverse-biasing includes a step of decoupling the circuit block from the first supply voltage during the standby mode.
17. The method of claim 14 further including steps of
coupling the circuit block to first and second supply voltages during the active mode of the circuit block; and
decoupling the circuit block from the first and second supply voltages during the standby mode of the circuit block.
18. A mobile computer system comprising:
a bus to communicate information;
a battery coupled to the bus;
an integrated circuit coupled to the bus to provide a standby signal to indicate a standby mode; and
a processor coupled to the bus, the processor including a circuit block, the circuit block including
a first leakage control transistor coupled to receive a first supply voltage and coupled in series with an internal circuit block that performs a particular function, and
a first gate drive circuit to apply a first boosted gate drive voltage to a gate of the first leakage control transistor during an active mode, the gate drive circuit further to apply a first standby voltage to the gate during the standby mode, the first standby gate voltage causing a gate to source voltage of the first leakage control transistor to be reverse-biased.
19. The mobile computer system of claim 18 wherein the internal circuit block includes transistors and wherein the first leakage control transistor has a threshold voltage substantially equal to at least one transistor in the internal circuit block.
20. The mobile computer system of claim 18 wherein the circuit block further includes
a second leakage control transistor coupled to receive a second supply voltage and coupled in series with the internal circuit block; and
a second gate drive circuit to apply a second boosted gate drive voltage to a gate of the second leakage control transistor during the active mode, the gate drive circuit further to apply a second standby voltage to the gate during the standby mode, the second standby gate voltage causing a gate to source voltage of the second leakage control transistor to be reverse-biased.
21. The mobile computer system of claim 20 wherein
the first leakage control transistor is an n-type leakage control transistor, the first supply voltage is a ground supply voltage, and the internal circuit block includes at least one n-type transistor and at least one p-type transistor, a threshold voltage of the first leakage control transistor being substantially equal to a threshold voltage of the at least one n-type transistor, and wherein
the second leakage control transistor is a p-type leakage control transistor, the second supply voltage is a power supply voltage (VDD), a threshold voltage of the second leakage control transistor being substantially equal to a threshold voltage of the at least one p-type transistor.
US09/151,827 1998-09-11 1998-09-11 Method and apparatus for reducing standby leakage current using a leakage control transistor that receives boosted gate drive during an active mode Granted US20020000872A1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/151,827 US6329874B1 (en) 1998-09-11 1998-09-11 Method and apparatus for reducing standby leakage current using a leakage control transistor that receives boosted gate drive during an active mode

Publications (1)

Publication Number Publication Date
US20020000872A1 true US20020000872A1 (en) 2002-01-03

Family

ID=22540396

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/151,827 Granted US20020000872A1 (en) 1998-09-11 1998-09-11 Method and apparatus for reducing standby leakage current using a leakage control transistor that receives boosted gate drive during an active mode
US09/151,827 Expired - Lifetime US6329874B1 (en) 1998-09-11 1998-09-11 Method and apparatus for reducing standby leakage current using a leakage control transistor that receives boosted gate drive during an active mode

Family Applications After (1)

Application Number Title Priority Date Filing Date
US09/151,827 Expired - Lifetime US6329874B1 (en) 1998-09-11 1998-09-11 Method and apparatus for reducing standby leakage current using a leakage control transistor that receives boosted gate drive during an active mode

Country Status (1)

Country Link
US (2) US20020000872A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6635934B2 (en) * 2000-06-05 2003-10-21 Mitsubishi Denki Kabushiki Kaisha Semiconductor integrated circuit device operating with low power consumption

Families Citing this family (49)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100390144B1 (en) * 2000-09-28 2003-07-04 삼성전자주식회사 Transfer circuit of semiconductor device and structure thereof
US6744301B1 (en) 2000-11-07 2004-06-01 Intel Corporation System using body-biased sleep transistors to reduce leakage power while minimizing performance penalties and noise
US6867956B2 (en) 2000-12-22 2005-03-15 Intel Corporation Electrostatic discharge protection device and method therefor
US6583001B1 (en) 2001-05-18 2003-06-24 Sun Microsystems, Inc. Method for introducing an equivalent RC circuit in a MOS device using resistive paths
US6586817B1 (en) * 2001-05-18 2003-07-01 Sun Microsystems, Inc. Device including a resistive path to introduce an equivalent RC circuit
US6624687B1 (en) 2001-05-31 2003-09-23 Sun Microsystems, Inc. Method and structure for supply gated electronic components
US6552601B1 (en) 2001-05-31 2003-04-22 Sun Microsystems, Inc. Method for supply gating low power electronic devices
US6489224B1 (en) 2001-05-31 2002-12-03 Sun Microsystems, Inc. Method for engineering the threshold voltage of a device using buried wells
US6489804B1 (en) 2001-06-01 2002-12-03 Sun Microsystems, Inc. Method for coupling logic blocks using low threshold pass transistors
US6472919B1 (en) 2001-06-01 2002-10-29 Sun Microsystems, Inc. Low voltage latch with uniform stack height
US6605971B1 (en) 2001-06-01 2003-08-12 Sun Microsystems, Inc. Low voltage latch
US6621318B1 (en) 2001-06-01 2003-09-16 Sun Microsystems, Inc. Low voltage latch with uniform sizing
US6501295B1 (en) 2001-06-01 2002-12-31 Sun Microsystems, Inc. Overdriven pass transistors
US6518826B2 (en) * 2001-06-28 2003-02-11 Intel Corporation Method and apparatus for dynamic leakage control
DE60218225T2 (en) * 2002-01-23 2007-10-31 Koninklijke Philips Electronics N.V. INTEGRATED CIRCUIT AND BATTERY-OPERATED ELECTRONIC DEVICE
US7342421B2 (en) * 2003-09-24 2008-03-11 Infineon Technologies Ag CMOS circuit arrangement
DE10348018B4 (en) * 2003-09-24 2012-09-20 Infineon Technologies Ag CMOS circuit arrangement
US7123500B2 (en) * 2003-12-30 2006-10-17 Intel Corporation 1P1N 2T gain cell
CA2595375A1 (en) * 2004-02-19 2005-09-09 Mosaid Technologies Corporation Low leakage and data retention circuitry
US7227383B2 (en) * 2004-02-19 2007-06-05 Mosaid Delaware, Inc. Low leakage and data retention circuitry
US7639736B2 (en) 2004-05-21 2009-12-29 Rambus Inc. Adaptive receive-side equalization
US7382178B2 (en) * 2004-07-09 2008-06-03 Mosaid Technologies Corporation Systems and methods for minimizing static leakage of an integrated circuit
US7274242B2 (en) * 2004-11-02 2007-09-25 Rambus Inc. Pass transistors with minimized capacitive loading
US7271623B2 (en) * 2004-12-17 2007-09-18 Rambus Inc. Low-power receiver equalization in a clocked sense amplifier
EP2367330B1 (en) 2005-01-20 2017-08-09 Rambus Inc. High-speed signaling systems with adaptable pre-emphasis and equalization
US7659746B2 (en) * 2005-02-14 2010-02-09 Qualcomm, Incorporated Distributed supply current switch circuits for enabling individual power domains
KR100571646B1 (en) * 2005-03-31 2006-04-17 주식회사 하이닉스반도체 Semiconductor device with power down mode
US7589584B1 (en) * 2005-04-01 2009-09-15 Altera Corporation Programmable voltage regulator with dynamic recovery circuits
EP1882306B1 (en) * 2005-04-22 2013-03-27 Nxp B.V. Integrated circuit, electronic device and integrated circuit control method
US7978004B2 (en) * 2005-10-27 2011-07-12 Texas Instruments Incorporated Body bias coordinator, method of coordinating a body bias and sub-circuit power supply employing the same
US7366036B2 (en) * 2006-01-13 2008-04-29 International Business Machines Corporation Memory device with control circuit for regulating power supply voltage
JP2007208004A (en) * 2006-02-01 2007-08-16 Matsushita Electric Ind Co Ltd Semiconductor integrated circuit device and electronic equipment
US7567133B2 (en) * 2006-04-06 2009-07-28 Mosaid Technologies Corporation Phase-locked loop filter capacitance with a drag current
US7639737B2 (en) 2006-04-27 2009-12-29 Rambus Inc. Adaptive equalization using correlation of edge samples with data patterns
US8006164B2 (en) 2006-09-29 2011-08-23 Intel Corporation Memory cell supply voltage control based on error detection
US7812631B2 (en) * 2006-12-12 2010-10-12 Intel Corporation Sleep transistor array apparatus and method with leakage control circuitry
WO2008078549A1 (en) 2006-12-26 2008-07-03 Renesas Technology Corp. Cmos circuit and semiconductor device
EP2498463A3 (en) * 2007-01-08 2013-09-11 Rambus Inc. Adaptive continuous-time line equalizer for correcting the first post-cursor ISI
US7391232B1 (en) * 2007-10-30 2008-06-24 International Business Machines Corporation Method and apparatus for extending lifetime reliability of digital logic devices through reversal of aging mechanisms
US7391233B1 (en) * 2007-10-30 2008-06-24 International Business Machines Corporation Method and apparatus for extending lifetime reliability of digital logic devices through removal of aging mechanisms
JP5575405B2 (en) * 2009-01-22 2014-08-20 ピーエスフォー ルクスコ エスエイアールエル Semiconductor device
US8258861B2 (en) * 2010-01-08 2012-09-04 Analog Devices, Inc. Systems and methods for minimizing power consumption
US8972758B2 (en) 2011-11-30 2015-03-03 International Business Machines Corporation Charge recycling between power domains of integrated circuits
US9065433B2 (en) 2013-01-16 2015-06-23 Freescale Semiconductor, Inc. Capacitor charging circuit with low sub-threshold transistor leakage current
US9110484B2 (en) 2013-09-24 2015-08-18 Freescale Semiconductor, Inc. Temperature dependent biasing for leakage power reduction
US9094011B2 (en) * 2013-11-27 2015-07-28 Samsung Electronics Co., Ltd. Power gate switch architecture
US9429610B2 (en) 2014-01-16 2016-08-30 Qualcomm Incorporated Voltage dependent die RC modeling for system level power distribution networks
KR20150112148A (en) * 2014-03-27 2015-10-07 삼성전자주식회사 Power gating circuit and integrated circuit
US11108253B2 (en) 2018-12-19 2021-08-31 Motorola Solutions, Inc. Device, battery and system to reduce battery leakage

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4894558A (en) 1988-10-11 1990-01-16 Nec Electronics Inc. Power saving input buffer for use with a gate array
US5107230A (en) 1991-04-26 1992-04-21 Hewlett-Packard Company Switched drivers providing backmatch impedance for circuit test systems
US5216289A (en) 1991-10-24 1993-06-01 Intel Corporation Asynchronous reset scheme for ultra-low noise port tri-state output driver circuit
US5614847A (en) 1992-04-14 1997-03-25 Hitachi, Ltd. Semiconductor integrated circuit device having power reduction mechanism
KR960006911B1 (en) 1992-12-31 1996-05-25 현대전자산업주식회사 Data output buffer
US5491429A (en) 1994-09-16 1996-02-13 At&T Global Information Solutions Company Apparatus for reducing current consumption in a CMOS inverter circuit
KR0127220B1 (en) 1994-10-13 1998-04-02 문정환 Output buffer circuit of memory device
JP3561012B2 (en) * 1994-11-07 2004-09-02 株式会社ルネサステクノロジ Semiconductor integrated circuit device
JP2931776B2 (en) * 1995-08-21 1999-08-09 三菱電機株式会社 Semiconductor integrated circuit
US5773999A (en) 1995-09-28 1998-06-30 Lg Semicon Co., Ltd. Output buffer for memory circuit
US5877647A (en) 1995-10-16 1999-03-02 Texas Instruments Incorporated CMOS output buffer with slew rate control
JP3633061B2 (en) * 1995-10-19 2005-03-30 三菱電機株式会社 Semiconductor integrated circuit device
KR100466457B1 (en) * 1995-11-08 2005-06-16 마츠시타 덴끼 산교 가부시키가이샤 Signal transmission circuit, signal reception circuit and signal transmission / reception circuit, signal transmission method, signal reception method, signal transmission / reception method, semiconductor integrated circuit and control method thereof
US5889415A (en) 1996-12-26 1999-03-30 Philips Electronics North America Corporation Internal voltage referenced output driver
JPH10261946A (en) * 1997-03-19 1998-09-29 Mitsubishi Electric Corp Semiconductor integrated circuit
US5852579A (en) 1997-06-19 1998-12-22 Cypress Semiconductor Corporation Method and circuit for preventing and/or inhibiting contention in a system employing a random access memory

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6635934B2 (en) * 2000-06-05 2003-10-21 Mitsubishi Denki Kabushiki Kaisha Semiconductor integrated circuit device operating with low power consumption
US20040071026A1 (en) * 2000-06-05 2004-04-15 Mitsubishi Denki Kabushiki Kaisha Semiconductor integrated circuit device operating with low power consumption
US6911703B2 (en) 2000-06-05 2005-06-28 Renesas Technology Corp. Semiconductor integrated circuit device operating with low power consumption
US20050212560A1 (en) * 2000-06-05 2005-09-29 Renesas Technology Corp. Semiconductor integrated circuit device operating with low power consumption
US7521762B2 (en) 2000-06-05 2009-04-21 Renesas Technology Corp. Semiconductor integrated circuit device operating with low power consumption
US20090179692A1 (en) * 2000-06-05 2009-07-16 Renesas Technology Corp. Semiconductor integrated circuit device operating with low power consumption

Also Published As

Publication number Publication date
US6329874B1 (en) 2001-12-11

Similar Documents

Publication Publication Date Title
US6329874B1 (en) Method and apparatus for reducing standby leakage current using a leakage control transistor that receives boosted gate drive during an active mode
US5338978A (en) Full swing power down buffer circuit with multiple power supply isolation
US5534795A (en) Voltage translation and overvoltage protection
US5387826A (en) Overvoltage protection against charge leakage in an output driver
US6191615B1 (en) Logic circuit having reduced power consumption
EP0702860B1 (en) Overvoltage protection
US7109771B2 (en) Semiconductor integrated circuit with reduced leakage current
US4698530A (en) Power switch for dual power supply circuit
EP1684430A1 (en) Buffer circuit and integrated circuit
KR100294695B1 (en) Low power cmos circuit
US6215159B1 (en) Semiconductor integrated circuit device
JP2000312136A (en) Flip-flop circuit
US5546021A (en) 3-state bicmos output buffer having power down capability
US7432754B2 (en) Voltage control circuit having a power switch
KR100735756B1 (en) Semiconductor integrated circuit
JP3105512B2 (en) MOS type semiconductor integrated circuit
JP3400294B2 (en) Pull-up circuit and semiconductor device
US6653693B1 (en) Semiconductor integrated circuit device
US6844770B2 (en) Circuitry to provide a low power input buffer
US20060017467A1 (en) Circuit for power management of standard cell application
US6268759B1 (en) Low-power 5-volt input/output tolerant circuit with power-down control for a low voltage CMOS crossbar switch
US7345524B2 (en) Integrated circuit with low power consumption and high operation speed
US5905618A (en) Voltage protected level shifting of chip driver
US20040130387A1 (en) Logic circuitry with reduced standby leakage using charge pumped switches
CN113641207B (en) Segmented power supply management circuit, power-on circuit and chip